Embedded for AMD (Adaptive) SoCs & MPSoCs

Professional Versal Adaptive SoC

Power Workshop

Online Live

This Power Workshop combines the content of the PLC2 Workshops »Compact Versal Adaptive SoC for the Hardware Designer« and »Compact Versal Adaptive SoC for the Software Designer«.

In this course, you will gain the necessary in-depth knowledge of architecture and the workflow for designing with the Versal™ adaptive SoC technology and the related toolchains. For the hardware developer the Vivado™ IP integrator and Vivado™ are most relevant, whereas the software developer will focus on the Vitis™ software development platform which provides a wide range of tools and methods for an efficient deployment of the heterogeneous adaptive SoC device architecture. All the same, in today’s complex projects, both experts need to share their domain knowledge. Thus, the tool-specific and architecture related aspects for both, hardware and software development are covered in this course. Also, the system-level architecture requires strategies for a successful design that takes the partitioning of the full design into account. This guides the mapping of certain functions to a particular adaptive SoC hardware feature to scale the design according to requirements. It will be shown how tools provided for analysis, debugging and deployment on hardware can help to understand the actual design result.

Due to accompanying exercises, the course offers in-depth and practice-oriented training.

Course language: German (English possible on request)

Book workshop

Contact

Michael Schwarz

+49 7664 91313-15

michael.schwarz@plc2.de

Details

Applicable technologies

AMD Versal™ adaptive SoC

Requirements

Knowledge of digital systems
Basic insight into AMD Vivado™ design flows
Basic understanding of AMD FPGA architecture
and HDL principles

Duration

5 days

Fee (net per person)

€ 3,250

Inclusive

Training material
Plus beverages during breaks
Lunch

Agenda

Overview of embedded hardware development

Versal™ adaptive SoC architecture introduction

Scalar engines, adaptable and intelligent engines

Driving the IP integrator tool

NoC and memory introduction and concepts

Clocks, resets, and I/O connectivity

Driving the Vitis™ software development tools

Creating custom peripherals based on AXI

Versal™ programming interfaces

Design tool flow summary

Versal™ adaptive SoC processing system

Versal™ application partitioning

Application development and debugging

Operating system support

Versal™ adaptive SoC software build flow: PetaLinux and Yocto

Software stack for Versal™ adaptive SoC

System simulation

Versal™ platform management controller

Boot and configuration

Introduction to system integration and validation methodology

Outlook on acceleration toolflow

Dates

Professional Versal Adaptive SoC

Stuttgart

Nov 11, 2024

Book now

Professional Versal Adaptive SoC

Munich

Mar 10, 2025

Book now

Available formats for this training

Professional Versal Adaptive SoC

5 days

€ 3,250

Power Workshop

Professional Versal Adaptive SoC

5 days

€ 2,800

Online Live

This might also interest you...

Course	Format	Category	Location	Duration	Date
Advanced Versal Adaptive SoC AI Engine	OL (Online Live)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Online	3 days	Dec 04, 2024	Info Embedded ACAP CNN neuronal network ML KI Vitis AI Versal AI Engine Vector Processing DSP AI ML Acceleration DSP Acceleration & AI
Advanced Versal Adaptive SoC AI Engine	OL (Online Live)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Online	3 days	Mar 17, 2025	Info Embedded ACAP CNN neuronal network ML KI Vitis AI Versal AI Engine Vector Processing DSP AI ML Acceleration DSP Acceleration & AI
Advanced Versal Adaptive SoC AI Engine	WO (Workshop)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Munich	3 days	Dec 04, 2024	Info Embedded ACAP CNN neuronal network ML KI Vitis AI Versal AI Engine Vector Processing DSP AI ML Acceleration DSP Acceleration & AI
Advanced Versal Adaptive SoC AI Engine	WO (Workshop)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Stuttgart	3 days	Mar 17, 2025	Info Embedded ACAP CNN neuronal network ML KI Vitis AI Versal AI Engine Vector Processing DSP AI ML Acceleration DSP Acceleration & AI
Compact Versal Adaptive SoC: Power and Board Design	OL (Online Live)	Connectivity		3 days	all year on request	Info Embedded ACAP board design integrity power Versal Cortex-A72 Cortex-R5 NoC DDR4 AXI XPE power design Power Supply PDM Signal Integrity Reflection Crosstalk IBIS
Compact Versal Adaptive SoC: Power and Board Design	WO (Workshop)	Connectivity		3 days	all year on request	Info Embedded ACAP board design integrity power Versal Cortex-A72 Cortex-R5 NoC DDR4 AXI XPE power design Power Supply PDM Signal Integrity Reflection Crosstalk IBIS
Professional VHDL	OL (Online Live)	Programming Languages	Online	5 days	Oct 21, 2024	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	OL (Online Live)	Programming Languages	Online	5 days	Feb 24, 2025	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	PW (Power Workshop)	Programming Languages	Frankfurt / Main	5 days	Oct 21, 2024	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	PW (Power Workshop)	Programming Languages	Freiburg	5 days	Dec 02, 2024	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	PW (Power Workshop)	Programming Languages	Freiburg	5 days	Feb 24, 2025	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional Zynq UltraScale+ MPSoC	OL (Online Live)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Online	5 days	Dec 02, 2024	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	OL (Online Live)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Online	5 days	Mar 24, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	PW (Power Workshop)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Frankfurt / Main	5 days	Dec 02, 2024	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	PW (Power Workshop)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Freiburg	5 days	Mar 24, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Items per page 10 25 50 100 prev next showing: 1 to 2 (2)

How can we help?

Contact

Call PLC2

+49 7664 91313-15

Send an e-mail

michael.schwarz@plc2.de

FAQ

01. Can you help me with reserving the room?

If you need a room for a face-to-face course, please contact us. We will support you in choosing suitable accommodation.

02. What times in the day do courses start and end?

Our face-to-face courses start daily at 9 a.m. (CET/CEST) and end at 5 p.m., with two coffee breaks and an extended lunch break. The total course time per day is 6 hours. For online courses, the start is also at 9 a.m. (CET/CEST), but they end at 2:30 p.m.. The total course time per day is 4 and a half hours plus breaks.

03. Are course materials provided?

All participants of paid courses will receive English training materials in electronic or paper form.

04. Will I receive a course certificate?

Each participant of a paid PLC2 course will receive a signed certificate of attendance at the end of the course.

05. Can I pay with Training Credits (TCs)?

Of course, you can also pay for your training using your available TCs (Training Credits). We will then invoice AMD directly. If you do not have sufficient credit for the booked training, the difference can be paid for with an additional payment. The additional charge will be invoiced directly to you.

06. What are the options for payment?

You can pay us via bank transfer or with TCs (Training Credits). Unfortunately, payment via debit, credit card, or PayPal is not possible.

07. What is the deadline for payment?

Payment is due 14 days after the invoice date, without deduction. Please transfer the amount within that time.

08. What are the options for cancelling?

You can cancel free of charge up to 14 days before the course starts. If you have to cancel at short notice due to illness or other reasons, you have the option of adding a substitute participant or of making up the course at a later date (within 6 months).

09. When will I receive a firm commitment as to whether the course will take place?

You will receive binding confirmation 7 days before the course begins as to whether it will go ahead.

10. How many participants are required for a course to be given/what is the minimum number of participants?

We generally offer courses for 5 or more people. That means that if you would like to book a course at your premises, you need 5 people to register or need to pay the amount for 5 participants, even if fewer people attend.

11. Can I book a course that is given in English?

If you need a course that is officially advertised as given in German to be given in English, please contact us. We will try to make that possible for you.

12. What language is the course in?

Our webinars and online courses are conducted in English. All our F2F training courses are generally conducted in German. Feel free to contact us if you need face-to-face training in English or online training in German.