Menu

Compact Versal Adaptive SoC for the Software Designer

Workshop


Online Live

The Versal™ adaptive SoC architecture provides a wide range of heterogeneous computation resources. The respective toolchains support application generation for the Arm® clusters of APUs (Application Processing Unit) and RPU (Real-time Processing Unit) with accelerating functions into the Programmable Logic (PL) and further IPs like AI Engines.

This course teaches designing embedded software based on Versal™ platforms generated through the Vivado™ design flow. The AMD Vitis™ software development environment is deployed to explore effective software generation for BareMetal targets, as well as multicore deployment and operating system approaches. Linux support is covered with multicore system focus and the respective SMP or AMP synchronization concepts are reviewed to introduce mitigations, like the OpenAMP framework. On top, to enable real-time designs, a port of FreeRTOS can be deployed on the contributing cores. Due to the heterogeneous computation features provided by the Versal™ adaptive SoC platform, the aspect of application partitioning to map tasks to suitable hardware is covered to allow efficient usage of the devices. Along with this, the analysis and debugging support in the toolchain is highlighted that is available in emulation as well as in hardware. Configuration or power management is covered in specific sessions that also introduce the PMC (Platform Management Controller) as a separate target for development. The Versal™ AI Engine details are not covered in this course. Please consult the »Compact Vitis for Acceleration« or the specific Versal™ AI Engine workshops.

Due to accompanying exercises, the course offers in-depth and practice-oriented training.

Course language: German (English possible on request)

Michael Schwarz at PLC2

Contact

Michael Schwarz l Head of Training

+49 7664 91313-15

michael.schwarz@plc2.de

Details

Applicable technologies

AMD Versal™ adaptive SoCs

Requirements

Basic insight into processor architectures
Knowledge in C/C++ programming and FPGA architectures

Duration

3 days

Fee (net per person)

€ 2,500

Inclusive

Training material
Plus beverages during breaks
Lunch

Agenda

01

Overview of embedded software development

02

Versal™ architecture overview

03

Short design tool flow overview

04

Versal™ adaptive SoC processing system

05

Driving the Vitis™ software development tool

06

Debugging methods

07

Versal™ application partitioning

08

Application development and debugging

09

System simulation

10

FreeRTOS

11

Symmetric multi-processing Linux

12

Versal™ adaptive SoC software build flow

13

Software stack for Versal™ adaptive SoC

14

Deploying OpenAMP in a heterogeneous system

15

Versal™ Platform Management Controller (PMC)

16

Boot and configuration

17

Introduction to system integration and validation methodology

18

Outlook on acceleration tool flow

Dates

Compact Versal Adaptive SoC for the Software Designer

WO

Frankfurt / Main

May 11, 2026

Book now

Compact Versal Adaptive SoC for the Software Designer

WO

Freiburg

Aug 24, 2026

Book now

Compact Versal Adaptive SoC for the Software Designer

WO

Berlin

Oct 07, 2026

Book now

Booking

Company

Contact Person

Request / Offer

Billing Address

Billing Person

Participant(s)

Fee

Participant

 

€ 2,500

Course

Compact Versal Adaptive SoC for the Software Designer_WO

Total fee

€ 2,500

*Required field

Unternehmen

Ansprechpartner:in

Anfrage / Angebot

Rechnungsanschrift

Ansprechpartner:in

Teilnehmer:innnen

Kosten

Teilnehmer:in

 

€ 2,500

Kurs

Compact Versal Adaptive SoC for the Software Designer_WO

Gesamtbetrag

€ 2,500

*Pflichtfeld

This might also interest you...

CourseFormatCategoryLocationDurationDate

Compact Versal Adaptive SoC for the Hardware Designer | Online

OL (Online Live)

Embedded Development

Online

3 days

Apr 13, 2026

Info

Embedded ACAP Vitis tool flow Vivado Versal Cortex-A72 Cortex-R5 NoC CIPS AXI PMC

Compact Versal Adaptive SoC for the Hardware Designer | Online

OL (Online Live)

Embedded Development

Online

3 days

Jul 20, 2026

Info

Embedded ACAP Vitis tool flow Vivado Versal Cortex-A72 Cortex-R5 NoC CIPS AXI PMC

Compact Versal Adaptive SoC for the Hardware Designer | Online

OL (Online Live)

Embedded Development

Online

3 days

Oct 12, 2026

Info

Embedded ACAP Vitis tool flow Vivado Versal Cortex-A72 Cortex-R5 NoC CIPS AXI PMC

Compact Versal Adaptive SoC for the Hardware Designer

WO (Workshop)

Embedded Development

Frankfurt / Main

3 days

Apr 13, 2026

Info

Embedded ACAP Vitis tool flow Vivado Versal Cortex-A72 Cortex-R5 NoC CIPS AXI PMC

Compact Versal Adaptive SoC for the Hardware Designer

WO (Workshop)

Embedded Development

Munich

3 days

Jul 20, 2026

Info

Embedded ACAP Vitis tool flow Vivado Versal Cortex-A72 Cortex-R5 NoC CIPS AXI PMC

Compact Versal Adaptive SoC for the Hardware Designer

WO (Workshop)

Embedded Development

Stuttgart

3 days

Oct 12, 2026

Info

Embedded ACAP Vitis tool flow Vivado Versal Cortex-A72 Cortex-R5 NoC CIPS AXI PMC

Professional Versal Adaptive SoC | Online

OL (Online Live)

Embedded Development

Online

5 days

Jun 22, 2026

Info

Embedded ACAP Vitis tool flow Vivado Versal Cortex-A72 Cortex-R5 NoC CIPS AXI PMC Acceleration & AI

Professional Versal Adaptive SoC | Online

OL (Online Live)

Embedded Development

Online

5 days

Sep 21, 2026

Info

Embedded ACAP Vitis tool flow Vivado Versal Cortex-A72 Cortex-R5 NoC CIPS AXI PMC Acceleration & AI

Professional Versal Adaptive SoC | Online

OL (Online Live)

Embedded Development

Online

5 days

Nov 02, 2026

Info

Embedded ACAP Vitis tool flow Vivado Versal Cortex-A72 Cortex-R5 NoC CIPS AXI PMC Acceleration & AI

Professional Versal Adaptive SoC

PW (Power Workshop)

Embedded Development

Freiburg

5 days

Jun 22, 2026

Info

Embedded ACAP Vitis tool flow Vivado Versal Cortex-A72 Cortex-R5 NoC CIPS AXI PMC Acceleration & AI

Professional Versal Adaptive SoC

PW (Power Workshop)

Embedded Development

Stuttgart

5 days

Sep 21, 2026

Info

Embedded ACAP Vitis tool flow Vivado Versal Cortex-A72 Cortex-R5 NoC CIPS AXI PMC Acceleration & AI

Professional Versal Adaptive SoC

PW (Power Workshop)

Embedded Development

Munich

5 days

Nov 02, 2026

Info

Embedded ACAP Vitis tool flow Vivado Versal Cortex-A72 Cortex-R5 NoC CIPS AXI PMC Acceleration & AI

Advanced Versal Adaptive SoC AI Engine | Online

OL (Online Live)

Embedded Development

Online

3 days

Jun 24, 2026

Info

Embedded ACAP CNN neuronal network ML KI Vitis AI Versal AI Engine Vector Processing DSP AI ML Acceleration DSP Acceleration & AI

Advanced Versal Adaptive SoC AI Engine | Online

OL (Online Live)

Embedded Development

Online

3 days

Sep 28, 2026

Info

Embedded ACAP CNN neuronal network ML KI Vitis AI Versal AI Engine Vector Processing DSP AI ML Acceleration DSP Acceleration & AI

Advanced Versal Adaptive SoC AI Engine | Online

OL (Online Live)

Embedded Development

Online

3 days

Dec 09, 2026

Info

Embedded ACAP CNN neuronal network ML KI Vitis AI Versal AI Engine Vector Processing DSP AI ML Acceleration DSP Acceleration & AI

Advanced Versal Adaptive SoC AI Engine

WO (Workshop)

Embedded Development

Frankfurt / Main

3 days

Jun 24, 2026

Info

Embedded ACAP CNN neuronal network ML KI Vitis AI Versal AI Engine Vector Processing DSP AI ML Acceleration DSP Acceleration & AI

Advanced Versal Adaptive SoC AI Engine

WO (Workshop)

Embedded Development

Freiburg

3 days

Sep 28, 2026

Info

Embedded ACAP CNN neuronal network ML KI Vitis AI Versal AI Engine Vector Processing DSP AI ML Acceleration DSP Acceleration & AI

Advanced Versal Adaptive SoC AI Engine

WO (Workshop)

Embedded Development

Munich

3 days

Dec 09, 2026

Info

Embedded ACAP CNN neuronal network ML KI Vitis AI Versal AI Engine Vector Processing DSP AI ML Acceleration DSP Acceleration & AI

showing: 1 to 2 (2)

How can we help?

Contact

FAQ

01. In which countries is PLC2 an Authorized Training Provider (ATP) of AMD?

PLC2 is an ATP in Cyprus, Czech Republic, Germany, Greece, Hungary, Poland, Slovakia, Slovenia, Switzerland, and Turkey.

02. What does AMD ATP stand for?

AMD Authorized Training Providers (ATPs) are expert instructors specializing in all aspects of FPGA and embedded design from software to systems and beyond. Courses offered leverage training materials specifically developed by AMD engineers and enhanced further via the specialized knowledge and expertise of AMD ATP instructors.

03. Can the training content be customized to specific FPGA and embedded design project requirements?

Yes. On request, we create customized training courses that are precisely tailored to your company’s tools, processes, and methods. See also our In-House training format.

04. Are there hands-on exercises in PLC2 training courses?

Depending on the course format, hands-on exercises are included in most of the training sessions, especially in workshops, power workshops, and online live courses.

05. How can I register for a PLC2 training course?

Go to the page of your desired training course and click the button »Book workshop«. You will jump directly to the booking form. Fill out the form and click submit. You will receive a confirmation e-mail immediately.

06. Can you help me with booking a room for the duration of my PLC2 training?

If you need a room for a face-to-face course, please contact us. We will support you in choosing suitable accommodation.

07. What times in the day do PLC2 training courses start and end?

Our face-to-face and online courses start daily at 9 a.m. (CET/CEST) and end at 5 p.m., with two coffee breaks and an extended lunch break. The total course time per day is 6 hours.

08. Are course materials provided in a PLC2 training?

All participants of paid courses will receive English training materials in electronic or paper form.

09. Will I receive a certificate upon completion of the PLC2 training course?

Each participant of a paid PLC2 course will receive a signed certificate of attendance at the end of the course.

10. Can I pay PLC2 training with Training Credits (TCs)?

Of course, you can also pay for your training using your available TCs (Training Credits). We will then invoice AMD directly. If you do not have sufficient credit for the booked training, the difference can be paid for with an additional payment. The additional charge will be invoiced directly to you.

11. What are the options for payment for PLC2 training?

You can pay us via bank transfer or with TCs (Training Credits). Unfortunately, payment via debit, credit card, or PayPal is not possible.

12. What is the deadline for payment for PLC2 training?

Payment is due 14 days after the invoice date, without deduction. Please transfer the amount within that time.

13. What are the options for cancelling a PLC2 training?

You can cancel free of charge up to 14 days before the course starts. If you have to cancel at short notice due to illness or other reasons, you have the option of adding a substitute participant or of making up the course at a later date (within 6 months).

14. When will I receive a firm commitment as to whether the PLC2 training course will take place?

You will receive binding confirmation 7 days before the course begins as to whether it will go ahead.

15. What is the minimum number of participants for a PLC2 training?

We generally offer courses for 5 or more people. This means that if you would like to book a course at your location, either five people must register or you must pay for five participants, even if fewer people attend.

16. Can I book a PLC2 training course that is given in English?

If you need a course that is officially advertised as given in German to be given in English, please contact us. We will try to make that possible for you.

17. What language is the PLC2 training course in?

Our webinars and online courses are conducted in English. All our F2F training courses are generally conducted in German. Feel free to contact us if you need face-to-face training in English or online training in German.