DSP & Image Processing

Professional DSP Design Using Vitis Model Composer

Online Live

Power Workshop

This five-days workshop includes teaching DSP and acceleration development methods for both generic FPGAs and Versal™ adaptive SoC technologies using the AMD Vitis™ Tools Model Composer, which needs to be used with MATLAB® and Simulink®.

Different toolboxes are provided with Vitis™ Model Composer: HDL Toolbox, HLS toolbox, and AIE toolbox. DSP algorithms can be implemented in different ways or in a combination with these methods. Hardware developers in particular benefit from the HDL toolbox, image processing is best supported in particular by the HLS toolbox and the AI Engine kernels can in turn be optimally developed with the AIE toolbox with Versal™.

Processor-supported hardware acceleration methods are also simplified with these methods.

The workshop is recommended for algorithm developers, hardware developers, and software developers.

Due to accompanying exercises, the course offers in-depth and practice-oriented training. Attendees of the online live training will perform the practical exercises in real time with instructor assistance.

Course language: English

Book workshop

Contact

Michael Schwarz

+49 7664 91313-15

michael.schwarz@plc2.de

Details

Applicable technologies

AMD FPGAs and adaptive SoCs

Requirements

Basic understanding of digital signal processing
Basic experience with the MATLAB® software

Duration

5 days

Fee (net per person)

€ 2,800

Inclusive

Training material

Agenda

Introduction to a model based DSP design

Model Composer optimized block library

Data types and conversion

Creating custom blocks in Vitis™ Model Composer
Implementing DSP functions using Vitis™ Model Composer

Digital filter design and implementation

Utilizing design implementation tools
Transforming algorithmic specifications

System control

Verification methods

Optimization methodologies using Vitis™ Model Composer

Vivado™ ML integration

Creating Versal™ AI Engine graphs and kernels
Connecting AI Engine blocks and non-AI Engine blocks
Verifying and debugging AI Engine code using the Vitis™ analyzer
Simulating and debugging using AI Engine library blocks

Dates

Professional DSP Design Using Vitis Model Composer

Online

Dec 16, 2024

Book now

Professional DSP Design Using Vitis Model Composer

Online

Feb 10, 2025

Book now

Available formats for this training

Professional DSP Design Using Vitis Model Composer

5 days

€ 2,800

Online Live

Professional DSP Design Using Vitis Model Composer

5 days

€ 3,250

Power Workshop

This might also interest you...

Course	Format	Category	Location	Duration	Date
Compact DSP Design for FPGAs Using Vitis Model Composer	OL (Online Live)	DSP & Image Processing	Online	3 days	Dec 16, 2024	Info DSP Mathworks Matlab Tool Flow FPGA
Compact DSP Design for FPGAs Using Vitis Model Composer	OL (Online Live)	DSP & Image Processing	Online	3 days	Feb 10, 2025	Info DSP Mathworks Matlab Tool Flow FPGA
Compact DSP Design for FPGAs Using Vitis Model Composer	WO (Workshop)	DSP & Image Processing	Berlin	3 days	Dec 16, 2024	Info DSP Mathworks Matlab Tool Flow FPGA
Compact DSP Design for FPGAs Using Vitis Model Composer	WO (Workshop)	DSP & Image Processing	Munich	3 days	Feb 10, 2025	Info DSP Mathworks Matlab Tool Flow FPGA
Compact DSP Design for Versal Using Vitis Model Composer	OL (Online Live)	DSP & Image Processing		3 days	all year on request	Info DSP Mathworks Matlab Tool Flow FPGA
Compact DSP Design for Versal Using Vitis Model Composer	WO (Workshop)	DSP & Image Processing		3 days	all year on request	Info DSP Mathworks Matlab Tool Flow FPGA
AXI Interface Technology	OL (Online Live)	Connectivity	Online	2 days	Dec 09, 2024	Info FPGA AXI Interface Protocoll Protocol AMBA stream streaming lite full valid ready channels interconnect latency interface bus connectivity optimization sharing DDRAM performance
AXI Interface Technology	OL (Online Live)	Connectivity	Online	2 days	Mar 17, 2025	Info FPGA AXI Interface Protocoll Protocol AMBA stream streaming lite full valid ready channels interconnect latency interface bus connectivity optimization sharing DDRAM performance
AXI Interface Technology	WO (Workshop)	Connectivity	Munich	2 days	Nov 28, 2024	Info FPGA AXI Interface Protocoll Protocol AMBA stream streaming lite full valid ready channels interconnect latency interface bus connectivity optimization sharing DDRAM performance
AXI Interface Technology	WO (Workshop)	Connectivity	Freiburg	2 days	Mar 17, 2025	Info FPGA AXI Interface Protocoll Protocol AMBA stream streaming lite full valid ready channels interconnect latency interface bus connectivity optimization sharing DDRAM performance
Professional VHDL	OL (Online Live)	Programming Languages	Online	5 days	Oct 21, 2024	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	OL (Online Live)	Programming Languages	Online	5 days	Feb 24, 2025	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	PW (Power Workshop)	Programming Languages	Frankfurt / Main	5 days	Oct 21, 2024	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	PW (Power Workshop)	Programming Languages	Freiburg	5 days	Dec 02, 2024	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	PW (Power Workshop)	Programming Languages	Freiburg	5 days	Feb 24, 2025	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional Zynq UltraScale+ MPSoC	OL (Online Live)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Online	5 days	Dec 02, 2024	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	OL (Online Live)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Online	5 days	Mar 24, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	PW (Power Workshop)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Frankfurt / Main	5 days	Dec 02, 2024	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	PW (Power Workshop)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Freiburg	5 days	Mar 24, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Items per page 10 25 50 100 prev next showing: 1 to 2 (2)

How can we help?

Contact

Call PLC2

+49 7664 91313-15

Send an e-mail

michael.schwarz@plc2.de

FAQ

01. Can you help me with reserving the room?

If you need a room for a face-to-face course, please contact us. We will support you in choosing suitable accommodation.

02. What times in the day do courses start and end?

Our face-to-face courses start daily at 9 a.m. (CET/CEST) and end at 5 p.m., with two coffee breaks and an extended lunch break. The total course time per day is 6 hours. For online courses, the start is also at 9 a.m. (CET/CEST), but they end at 2:30 p.m.. The total course time per day is 4 and a half hours plus breaks.

03. Are course materials provided?

All participants of paid courses will receive English training materials in electronic or paper form.

04. Will I receive a course certificate?

Each participant of a paid PLC2 course will receive a signed certificate of attendance at the end of the course.

05. Can I pay with Training Credits (TCs)?

Of course, you can also pay for your training using your available TCs (Training Credits). We will then invoice AMD directly. If you do not have sufficient credit for the booked training, the difference can be paid for with an additional payment. The additional charge will be invoiced directly to you.

06. What are the options for payment?

You can pay us via bank transfer or with TCs (Training Credits). Unfortunately, payment via debit, credit card, or PayPal is not possible.

07. What is the deadline for payment?

Payment is due 14 days after the invoice date, without deduction. Please transfer the amount within that time.

08. What are the options for cancelling?

You can cancel free of charge up to 14 days before the course starts. If you have to cancel at short notice due to illness or other reasons, you have the option of adding a substitute participant or of making up the course at a later date (within 6 months).

09. When will I receive a firm commitment as to whether the course will take place?

You will receive binding confirmation 7 days before the course begins as to whether it will go ahead.

10. How many participants are required for a course to be given/what is the minimum number of participants?

We generally offer courses for 5 or more people. That means that if you would like to book a course at your premises, you need 5 people to register or need to pay the amount for 5 participants, even if fewer people attend.

11. Can I book a course that is given in English?

If you need a course that is officially advertised as given in German to be given in English, please contact us. We will try to make that possible for you.

12. What language is the course in?

Our webinars and online courses are conducted in English. All our F2F training courses are generally conducted in German. Feel free to contact us if you need face-to-face training in English or online training in German.