Training

Training Courses

All Training Courses Architecture Tools & Methodology Languages Embedded DSP & Image Processing Connectivity

Academy

PLC2's Logic Lounge VHDL Compendium

Events & Specials

Exhibitions & Conferences Long Term Education Seminars Webinars

Newsletter sign up

Stay informed and updated on the latest PLC2 news.

Subscribe

Get in touch

Mo – Fr: 8:00 am – 5:00 pm

Follow us on

PLC2 Training

call +49 7664 91313 0 info@plc2.de

Development

Design Service Coaching Service

Newsletter sign up

Stay informed and updated on the latest PLC2 news.

Subscribe

Get in touch

Mo – Fr: 8:00 am – 5:00 pm

Follow us on

PLC2 Design Team

call +49 7642 92118 0 design@plc2.de

Products

Products

ADL-1000 Data Logger L5 (De-) Compression IP PGC-1000 Grabber Card

Newsletter sign up

Stay informed and updated on the latest PLC2 news.

Subscribe

Get in touch

Mo – Fr: 8:00 am – 5:00 pm

Follow us on

PLC2 Products

call +49 7642 92118 0 products@plc2.de

Career

Join PLC2

Career Opportunities Your Personal Development Corporate Social Responsibility Why PLC2

Newsletter sign up

Stay informed and updated on the latest PLC2 news.

Subscribe

Get in touch

Mo – Fr: 8:00 am – 5:00 pm

Follow us on

PLC2 HR

call +49 7642 92118 0 jobs@plc2.de

Explore more

Company

About PLC2 Accolades & Certificates Leadership PLC2 Research PLC2 Partners Newsroom

Help & Support

FAQ FPGA Blogs Website Feedback

Newsletter sign up

Stay informed and updated on the latest PLC2 news.

Subscribe

Get in touch

Mo – Fr: 8:00 am – 5:00 pm

Follow us on

PLC2 Team

call +49 7664 91313 0 info@plc2.de

Training

Training Courses

All Training Courses Architecture Tools & Methodology Languages Embedded DSP & Image Processing Connectivity

Academy

PLC2's Logic Lounge VHDL Compendium

Events & Specials

Exhibitions & Conferences Long Term Education Seminars Webinars

Development

Design Service Coaching Service

Products

Products

ADL-1000 Data Logger L5 (De-) Compression IP PGC-1000 Grabber Card

Career

Join PLC2

Career Opportunities Your Personal Development Corporate Social Responsibility Why PLC2

Explore more

Company

About PLC2 Accolades & Certificates Leadership PLC2 Research PLC2 Partners Newsroom

Help & Support

FAQ FPGA Blogs Website Feedback

Contact

DSP & Image Processing

Compact DSP Design for FPGAs Using Vitis Model Composer

Online Live

Workshop

With MATLAB® and Simulink®, Vitis™ Model Composer offers several toolboxes for DSP development.
The HDL toolbox is based on VHDL/Verilog code generation and the HLS toolbox the C/C++-based code generation using Vitis™ HLS. The methods of the DSP-based design model are explained and applied in accompanying exercises with data type management, MATLAB® simulation, HDL-simulation, and C-simulation, and code generation that offers resource and performance optimizations much more easily than the classic HDL/Verilog design draft.

Model-based abstraction facilitates faster design drafts, simulation is performed under MATLAB®, and optimization is simplified with AMD-optimized toolboxes and MATLAB® libraries enabling system simulations incorporating the DSP algorithms implemented for the AMD platform. The capabilities of a flexible data type management with integer, fixed point, or floating point and with support of quantization and necessarily conversion will be described and demonstrated.

Due to accompanying exercises, the course offers in-depth and practice-oriented training. Attendees of the online live training will perform the practical exercises in real time with instructor assistance.

Course language: English

Book workshop

Portrait von Michael Schwarz

Contact

Michael Schwarz

+49 7664 91313-15

michael.schwarz@plc2.de

Details

Applicable technologies

AMD Versal™ adaptive SoCs

Requirements

Basic understanding of digital signal processing
Basic experience with the MATLAB® software

Duration

3 days

Fee (net per person)

€ 1,900

Inclusive

Training material

Agenda

01

MATLAB® and Simulink® basics

Introduction to a model-based DSP design

02

Vitis™ Model Composer explained

Model composer optimized block library
Data types and conversion

03

Digital filter design

FIR design
Serial/Parallel filter
Filter implementation

04

Verification

Simulink® simulation
HDL and co-simulation

05

System control

H/W over sampling
Block operations

06

Vivado™ ML integration

Vitis™ and Vivado™
Model composer integration
Clock management

Dates

Compact DSP Design for FPGAs Using Vitis Model Composer

OL

Online

Feb 10, 2025

Compact DSP Design for FPGAs Using Vitis Model Composer

OL

Online

Apr 07, 2025

Compact DSP Design for FPGAs Using Vitis Model Composer

OL

Online

Sep 01, 2025

Compact DSP Design for FPGAs Using Vitis Model Composer

OL

Online

Dec 15, 2025

Available formats for this training

Compact DSP Design for FPGAs Using Vitis Model Composer

3 days

€ 1,900

Online Live

Compact DSP Design for FPGAs Using Vitis Model Composer

3 days

€ 2,300

Workshop

This might also interest you...

Course	Format	Category	Location	Duration	Date
Professional DSP Design Using Vitis Model Composer	OL (Online Live)	DSP & Image Processing	Online	5 days	Feb 10, 2025	Info DSP Mathworks Matlab Tool Flow Simulink Filter FPGA Sampling Streaming System Generator Toolbox
Professional DSP Design Using Vitis Model Composer	OL (Online Live)	DSP & Image Processing	Online	5 days	Apr 07, 2025	Info DSP Mathworks Matlab Tool Flow Simulink Filter FPGA Sampling Streaming System Generator Toolbox
Professional DSP Design Using Vitis Model Composer	OL (Online Live)	DSP & Image Processing	Online	5 days	Sep 01, 2025	Info DSP Mathworks Matlab Tool Flow Simulink Filter FPGA Sampling Streaming System Generator Toolbox
Professional DSP Design Using Vitis Model Composer	OL (Online Live)	DSP & Image Processing	Online	5 days	Dec 15, 2025	Info DSP Mathworks Matlab Tool Flow Simulink Filter FPGA Sampling Streaming System Generator Toolbox
Professional DSP Design Using Vitis Model Composer	PW (Power Workshop)	DSP & Image Processing	Munich	5 days	Feb 10, 2025	Info DSP Mathworks Matlab Tool Flow Simulink Filter FPGA Sampling Streaming System Generator Toolbox
Professional DSP Design Using Vitis Model Composer	PW (Power Workshop)	DSP & Image Processing	Frankfurt / Main	5 days	Apr 07, 2025	Info DSP Mathworks Matlab Tool Flow Simulink Filter FPGA Sampling Streaming System Generator Toolbox
Professional DSP Design Using Vitis Model Composer	PW (Power Workshop)	DSP & Image Processing	Freiburg	5 days	Sep 01, 2025	Info DSP Mathworks Matlab Tool Flow Simulink Filter FPGA Sampling Streaming System Generator Toolbox
Professional DSP Design Using Vitis Model Composer	PW (Power Workshop)	DSP & Image Processing	Berlin	5 days	Dec 15, 2025	Info DSP Mathworks Matlab Tool Flow Simulink Filter FPGA Sampling Streaming System Generator Toolbox
Compact DSP Design for Versal Using Vitis Model Composer	OL (Online Live)	DSP & Image Processing		3 days	all year on request	Info DSP Mathworks Matlab Tool Flow FPGA
Compact DSP Design for Versal Using Vitis Model Composer	WO (Workshop)	DSP & Image Processing		3 days	all year on request	Info DSP Mathworks Matlab Tool Flow FPGA
AXI Interface Technology	OL (Online Live)	Connectivity	Online	2 days	Mar 17, 2025	Info FPGA AXI Interface Protocoll Protocol AMBA stream streaming lite full valid ready channels interconnect latency interface bus connectivity optimization sharing DDRAM performance
AXI Interface Technology	OL (Online Live)	Connectivity	Online	2 days	Jun 10, 2025	Info FPGA AXI Interface Protocoll Protocol AMBA stream streaming lite full valid ready channels interconnect latency interface bus connectivity optimization sharing DDRAM performance
AXI Interface Technology	OL (Online Live)	Connectivity	Online	2 days	Sep 11, 2025	Info FPGA AXI Interface Protocoll Protocol AMBA stream streaming lite full valid ready channels interconnect latency interface bus connectivity optimization sharing DDRAM performance
AXI Interface Technology	OL (Online Live)	Connectivity	Online	2 days	Nov 06, 2025	Info FPGA AXI Interface Protocoll Protocol AMBA stream streaming lite full valid ready channels interconnect latency interface bus connectivity optimization sharing DDRAM performance
AXI Interface Technology	WO (Workshop)	Connectivity	Freiburg	2 days	Mar 17, 2025	Info FPGA AXI Interface Protocoll Protocol AMBA stream streaming lite full valid ready channels interconnect latency interface bus connectivity optimization sharing DDRAM performance
AXI Interface Technology	WO (Workshop)	Connectivity	Frankfurt / Main	2 days	Jun 10, 2025	Info FPGA AXI Interface Protocoll Protocol AMBA stream streaming lite full valid ready channels interconnect latency interface bus connectivity optimization sharing DDRAM performance
AXI Interface Technology	WO (Workshop)	Connectivity	Berlin	2 days	Sep 11, 2025	Info FPGA AXI Interface Protocoll Protocol AMBA stream streaming lite full valid ready channels interconnect latency interface bus connectivity optimization sharing DDRAM performance
AXI Interface Technology	WO (Workshop)	Connectivity	Munich	2 days	Nov 06, 2025	Info FPGA AXI Interface Protocoll Protocol AMBA stream streaming lite full valid ready channels interconnect latency interface bus connectivity optimization sharing DDRAM performance
Professional VHDL	OL (Online Live)	Programming Languages	Online	5 days	Feb 24, 2025	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	OL (Online Live)	Programming Languages	Online	5 days	May 05, 2025	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	OL (Online Live)	Programming Languages	Online	5 days	Jul 21, 2025	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	OL (Online Live)	Programming Languages	Online	5 days	Oct 06, 2025	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	OL (Online Live)	Programming Languages	Online	5 days	Dec 15, 2025	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	PW (Power Workshop)	Programming Languages	Freiburg	5 days	Feb 24, 2025	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	PW (Power Workshop)	Programming Languages	Munich	5 days	May 05, 2025	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	PW (Power Workshop)	Programming Languages	Freiburg	5 days	Jul 21, 2025	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	PW (Power Workshop)	Programming Languages	Frankfurt / Main	5 days	Oct 06, 2025	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	PW (Power Workshop)	Programming Languages	Freiburg	5 days	Dec 15, 2025	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional Zynq UltraScale+ MPSoC	OL (Online Live)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Online	5 days	Mar 24, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	OL (Online Live)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Online	5 days	Jun 23, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	OL (Online Live)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Online	5 days	Sep 15, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	OL (Online Live)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Online	5 days	Dec 08, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	PW (Power Workshop)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Freiburg	5 days	Mar 24, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	PW (Power Workshop)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Frankfurt / Main	5 days	Jun 23, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	PW (Power Workshop)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Freiburg	5 days	Sep 15, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	PW (Power Workshop)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Frankfurt / Main	5 days	Dec 08, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Items per page 10 25 50 100 prev next showing: 1 to 2 (2)

How can we help?

Contact

Call PLC2

+49 7664 91313-15

Send an e-mail

michael.schwarz@plc2.de

FAQ

01. Can you help me with reserving the room?

If you need a room for a face-to-face course, please contact us. We will support you in choosing suitable accommodation.

02. What times in the day do courses start and end?

Our face-to-face and online courses start daily at 9 a.m. (CET/CEST) and end at 5 p.m., with two coffee breaks and an extended lunch break. The total course time per day is 6 hours.

03. Are course materials provided?

All participants of paid courses will receive English training materials in electronic or paper form.

04. Will I receive a course certificate?

Each participant of a paid PLC2 course will receive a signed certificate of attendance at the end of the course.

05. Can I pay with Training Credits (TCs)?

Of course, you can also pay for your training using your available TCs (Training Credits). We will then invoice AMD directly. If you do not have sufficient credit for the booked training, the difference can be paid for with an additional payment. The additional charge will be invoiced directly to you.

06. What are the options for payment?

You can pay us via bank transfer or with TCs (Training Credits). Unfortunately, payment via debit, credit card, or PayPal is not possible.

07. What is the deadline for payment?

Payment is due 14 days after the invoice date, without deduction. Please transfer the amount within that time.

08. What are the options for cancelling?

You can cancel free of charge up to 14 days before the course starts. If you have to cancel at short notice due to illness or other reasons, you have the option of adding a substitute participant or of making up the course at a later date (within 6 months).

09. When will I receive a firm commitment as to whether the course will take place?

You will receive binding confirmation 7 days before the course begins as to whether it will go ahead.

10. How many participants are required for a course to be given/what is the minimum number of participants?

We generally offer courses for 5 or more people. That means that if you would like to book a course at your premises, you need 5 people to register or need to pay the amount for 5 participants, even if fewer people attend.

11. Can I book a course that is given in English?

If you need a course that is officially advertised as given in German to be given in English, please contact us. We will try to make that possible for you.

12. What language is the course in?

Our webinars and online courses are conducted in English. All our F2F training courses are generally conducted in German. Feel free to contact us if you need face-to-face training in English or online training in German.