Menu

Compact Zynq UltraScale+ MPSoC for the Software Designer

Workshop


Online Live

This three-day course will enable the software developer to get the best possible start on software development for the Zynq™ UltraScale+™ MPSoC family.

This course explains the Zynq™ UltraScale+™ MPSoC architecture and working with the AMD Vitis™ and XSDK to develop the embedded design applications using Linux, FreeRTOS and BareMetal. Symmetric and asymmetric OS support, open source Linux kernel and rootfs build using Yocto and/or PetaLinux, FreeRTOS usage for the real-time processing unit, hypervisor architecture and software support, and at least mechanisms of individual boot configurations are shown and elaborated in exercises.
Debugging in simulation supported by QEMU or debugging on hardware targets – both are important integral parts of the methodology. While multiple processors in the UltraScale+™ MPSoC architecture are typically not running simultaneously in full performance mode, the power management of resources is software programmable and so enables power reduction in the runtime system.

Due to accompanying exercises, the course offers in-depth and practice-oriented training.

Course language: German (English possible on request)

Michael Schwarz at PLC2

Contact

Michael Schwarz l Head of Training

+49 7664 91313-15

michael.schwarz@plc2.de

Details

Applicable technologies

AMD Zynq™ UltraScale+™ MPSoC and RFSoC,
Kria™ SoMs

Requirements

Basic knowledge of digital system architecture
Basic knowledge in VHDL or Verilog language and C/C++ is an advantage

Duration

3 days

Fee (net per person)

€ 2,500

Inclusive

Training material
Plus beverages during breaks
Lunch

Agenda

01

Zynq™ UltraScale+™ MPSoC processing units

02

Arm® TrustZone® technology

03

Hardware and software virtualization

04

BareMetal application development and debugging

05

Linux application development and debugging

06

Deploying OpenAMP in a heterogeneous system

07

Symmetric multiprocessing

08

Linux, PetaLinux, and Yocto

09

Understanding device drivers

10

FreeRTOS

11

Platform Management Unit (PMU)

12

Power management using the PMU

13

Boot configuration, FSBL, and boot images

Dates

Compact Zynq UltraScale+ MPSoC for the Software Designer

WO

Frankfurt / Main

May 27, 2026

Book now

Compact Zynq UltraScale+ MPSoC for the Software Designer

WO

Berlin

Aug 04, 2026

Book now

Compact Zynq UltraScale+ MPSoC for the Software Designer

WO

Freiburg

Nov 11, 2026

Book now

Booking

Company

Contact Person

Request / Offer

Billing Address

Billing Person

Participant(s)

Fee

Participant

 

€ 2,500

Course

Compact Zynq UltraScale+ MPSoC for the Software Designer_WO

Total fee

€ 2,500

*Required field

Unternehmen

Ansprechpartner:in

Anfrage / Angebot

Rechnungsanschrift

Ansprechpartner:in

Teilnehmer:innnen

Kosten

Teilnehmer:in

 

€ 2,500

Kurs

Compact Zynq UltraScale+ MPSoC for the Software Designer_WO

Gesamtbetrag

€ 2,500

*Pflichtfeld

This might also interest you...

CourseFormatCategoryLocationDurationDate

Compact Zynq UltraScale+ MPSoC for the Hardware Designer | Online

OL (Online Live)

Embedded Development

Online

3 days

May 04, 2026

Info

Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Peripheral PS PMU AXI Power IP-Integrator ACE

Compact Zynq UltraScale+ MPSoC for the Hardware Designer | Online

OL (Online Live)

Embedded Development

Online

3 days

Aug 18, 2026

Info

Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Peripheral PS PMU AXI Power IP-Integrator ACE

Compact Zynq UltraScale+ MPSoC for the Hardware Designer | Online

OL (Online Live)

Embedded Development

Online

3 days

Nov 02, 2026

Info

Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Peripheral PS PMU AXI Power IP-Integrator ACE

Compact Zynq UltraScale+ MPSoC for the Hardware Designer

WO (Workshop)

Embedded Development

Freiburg

3 days

May 04, 2026

Info

Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Peripheral PS PMU AXI Power IP-Integrator ACE

Compact Zynq UltraScale+ MPSoC for the Hardware Designer

WO (Workshop)

Embedded Development

Berlin

3 days

Aug 18, 2026

Info

Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Peripheral PS PMU AXI Power IP-Integrator ACE

Compact Zynq UltraScale+ MPSoC for the Hardware Designer

WO (Workshop)

Embedded Development

Munich

3 days

Nov 02, 2026

Info

Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Peripheral PS PMU AXI Power IP-Integrator ACE

Professional Zynq UltraScale+ MPSoC | Online

OL (Online Live)

Embedded Development

Online

5 days

Jun 22, 2026

Info

Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis

Professional Zynq UltraScale+ MPSoC | Online

OL (Online Live)

Embedded Development

Online

5 days

Sep 07, 2026

Info

Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis

Professional Zynq UltraScale+ MPSoC | Online

OL (Online Live)

Embedded Development

Online

5 days

Dec 07, 2026

Info

Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis

Professional Zynq UltraScale+ MPSoC

PW (Power Workshop)

Embedded Development

Frankfurt / Main

5 days

Jun 22, 2026

Info

Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis

Professional Zynq UltraScale+ MPSoC

PW (Power Workshop)

Embedded Development

Freiburg

5 days

Sep 07, 2026

Info

Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis

Professional Zynq UltraScale+ MPSoC

PW (Power Workshop)

Embedded Development

Frankfurt / Main

5 days

Dec 07, 2026

Info

Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis

Compact Embedded Linux | Online

OL (Online Live)

Embedded Development

Online

3 days

all year on request

Info

Embedded PetaLinux Vitis Linux OS Operating System Open Source OSS Driver Application Library Software Kernel Debugging Performance Boot Bootflow elf c c++ c/c++ Device Tree Devicetree Device-Tree Yocto tool flow Zynq SoC

Compact Embedded Linux

WO (Workshop)

Embedded Development

3 days

all year on request

Info

Embedded PetaLinux Vitis Linux OS Operating System Open Source OSS Driver Application Library Software Kernel Debugging Performance Boot Bootflow elf c c++ c/c++ Device Tree Devicetree Device-Tree Yocto tool flow Zynq SoC

showing: 1 to 2 (2)

How can we help?

Contact

FAQ

01. In which countries is PLC2 an Authorized Training Provider (ATP) of AMD?

PLC2 is an ATP in Cyprus, Czech Republic, Germany, Greece, Hungary, Poland, Slovakia, Slovenia, Switzerland, and Turkey.

02. What does AMD ATP stand for?

AMD Authorized Training Providers (ATPs) are expert instructors specializing in all aspects of FPGA and embedded design from software to systems and beyond. Courses offered leverage training materials specifically developed by AMD engineers and enhanced further via the specialized knowledge and expertise of AMD ATP instructors.

03. Can the training content be customized to specific FPGA and embedded design project requirements?

Yes. On request, we create customized training courses that are precisely tailored to your company’s tools, processes, and methods. See also our In-House training format.

04. Are there hands-on exercises in PLC2 training courses?

Depending on the course format, hands-on exercises are included in most of the training sessions, especially in workshops, power workshops, and online live courses.

05. How can I register for a PLC2 training course?

Go to the page of your desired training course and click the button »Book workshop«. You will jump directly to the booking form. Fill out the form and click submit. You will receive a confirmation e-mail immediately.

06. Can you help me with booking a room for the duration of my PLC2 training?

If you need a room for a face-to-face course, please contact us. We will support you in choosing suitable accommodation.

07. What times in the day do PLC2 training courses start and end?

Our face-to-face and online courses start daily at 9 a.m. (CET/CEST) and end at 5 p.m., with two coffee breaks and an extended lunch break. The total course time per day is 6 hours.

08. Are course materials provided in a PLC2 training?

All participants of paid courses will receive English training materials in electronic or paper form.

09. Will I receive a certificate upon completion of the PLC2 training course?

Each participant of a paid PLC2 course will receive a signed certificate of attendance at the end of the course.

10. Can I pay PLC2 training with Training Credits (TCs)?

Of course, you can also pay for your training using your available TCs (Training Credits). We will then invoice AMD directly. If you do not have sufficient credit for the booked training, the difference can be paid for with an additional payment. The additional charge will be invoiced directly to you.

11. What are the options for payment for PLC2 training?

You can pay us via bank transfer or with TCs (Training Credits). Unfortunately, payment via debit, credit card, or PayPal is not possible.

12. What is the deadline for payment for PLC2 training?

Payment is due 14 days after the invoice date, without deduction. Please transfer the amount within that time.

13. What are the options for cancelling a PLC2 training?

You can cancel free of charge up to 14 days before the course starts. If you have to cancel at short notice due to illness or other reasons, you have the option of adding a substitute participant or of making up the course at a later date (within 6 months).

14. When will I receive a firm commitment as to whether the PLC2 training course will take place?

You will receive binding confirmation 7 days before the course begins as to whether it will go ahead.

15. What is the minimum number of participants for a PLC2 training?

We generally offer courses for 5 or more people. This means that if you would like to book a course at your location, either five people must register or you must pay for five participants, even if fewer people attend.

16. Can I book a PLC2 training course that is given in English?

If you need a course that is officially advertised as given in German to be given in English, please contact us. We will try to make that possible for you.

17. What language is the PLC2 training course in?

Our webinars and online courses are conducted in English. All our F2F training courses are generally conducted in German. Feel free to contact us if you need face-to-face training in English or online training in German.