Programming Languages

Professional Python for Embedded | Online

Online Live

Power Workshop

Within the embedded computing sphere, the programming language C has long been considered the standard. However, more complex applications and faster time-to-market requirements call for alternatives.

Traditionally used for web and desktop applications, Python offers such an alternative, thanks to its support for C/C++ libraries and the provision of frameworks for processing complex algorithms. These frameworks enable the development of algorithms across data analytics, Machine Learning (ML) and other artificial intelligence-driven fields. Of course, these applications are hot topics within embedded computing and are driving the adoption of Python, especially within the Industrial Internet of Things (IIoT) at the edge. AMD offers multiple approaches to deploy Python on embedded platforms, ranging from open source frameworks (PYNQ) that allows Python to interact with the Zynq™ portfolio, to Python bindings for hardware accelerator design through the Xilinx Runtime (XRT).

In this course, you will learn the basics of programming with Python, which guides to develop the code for control of embedded systems and respective hardware accelerators. Beyond these insights, Python-based tools for verification and system level support are introduced to aid the design phase beyond HDL code. From there, hardware control of PYNQ boards is demonstrated by deploying hybrid libraries in a common Linux images, whereas Vitis™-based design flows exert full control of bitstream generation and the associated hardware-related C code. These flows offer an Application Programming Interface (API) with Python bindings based on the Xilinx runtime (XRT). Such designs can be used to accelerate applications that would benefit from parallelization in the FPGA fabric and are supported by ready-to-use elements out of the Vitis™ libraries.

Due to accompanying exercises, the course offers in-depth and practice-oriented training. Attendees of the online live training will perform the practical exercises in real time with instructor assistance.

Course language: English

Book workshop

Contact

Michael Schwarz

+49 7664 91313-15

michael.schwarz@plc2.de

Details

Applicable technologies

Generic, AMD adaptive SoCs

Requirements

Basic knowledge on OOP

Duration

5 days

Fee (net per person)

€ 2,800

Inclusive

Training material

Agenda

Introduction

Python installers
Environment setup
Managing packages with pip

Development with Python

Variables
Datatypes, I/O, and import
Operators and namespace

Flow control

Statements
Loops

Functions

Function and function argument
Recursion
Modules and packages

Objects and classes

OOP
Inheritance

Project management

Virtual environments, pyenv and venv
Anaconda
IDE variants: from IDLE to VS Code

Complex applications: ML frameworks

Brief Overview of Tensorflow and PyTorch
An ML Model Example

Modules for FPGA and Logic Design

cocotb
Register description automation

Modules for embedded

CTypes
Micropython

Modules for AMD targets

Introduction to Pynq
Xilinx Runtime (XRT) Bindings

Exemplaric applications

Control flow of acceleration kernels
Kernels in DSP applications
Kernels in image processing
Overview of ML inference hardware acceleration

Dates

Professional Python for Embedded | Online

Online

Jun 02, 2025

Book now

Professional Python for Embedded | Online

Online

Sep 22, 2025

Book now

Professional Python for Embedded | Online

Online

Nov 24, 2025

Book now

Available formats for this training

Professional Python for Embedded | Online

5 days

€ 2,800

Online Live

Professional Python for Embedded

5 days

€ 3,250

Power Workshop

This might also interest you...

Course	Format	Category	Location	Duration	Date
Easy Start Kria for Vision Development	ES (Easy Start)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Stuttgart	2 days	May 19, 2025	Info SOM Vision Vivado Vitis AI Kria Image Processing Vision Kernel Rootfs DeviceTree Device-Tree Embedded mulitmedia camera PetaLinux Linux easy start
Easy Start Kria for Vision Development	ES (Easy Start)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Freiburg	2 days	Sep 25, 2025	Info SOM Vision Vivado Vitis AI Kria Image Processing Vision Kernel Rootfs DeviceTree Device-Tree Embedded mulitmedia camera PetaLinux Linux easy start
Easy Start Kria for Vision Development	ES (Easy Start)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Berlin	2 days	Nov 10, 2025	Info SOM Vision Vivado Vitis AI Kria Image Processing Vision Kernel Rootfs DeviceTree Device-Tree Embedded mulitmedia camera PetaLinux Linux easy start
Professional Zynq UltraScale+ MPSoC \| Online	OL (Online Live)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Online	5 days	Jun 23, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC \| Online	OL (Online Live)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Online	5 days	Sep 15, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC \| Online	OL (Online Live)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Online	5 days	Dec 08, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	PW (Power Workshop)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Frankfurt / Main	5 days	Jun 23, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	PW (Power Workshop)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Freiburg	5 days	Sep 15, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Zynq UltraScale+ MPSoC	PW (Power Workshop)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Frankfurt / Main	5 days	Dec 08, 2025	Info Embedded Architecture Vivado Vitis MPSoC Cortex-A53 Cortex-R5 Processor Cache Coherency Hypervisor PetaLinux Protection PCIe PS PMU Power IP-Integrator AXI ACE Vitis
Professional Vivado \| Online	OL (Online Live)	Development Tools & Methodology	Online	5 days	Jul 07, 2025	Info Vivado Clock Interaction Tool Synthesis Implementation Blockdiagram Blockdesign IPI IP Core Integrator Design Flow Simulation Xsim Simulator TCL FPGA XDC project mode non-project-mode timing constraints STA static timing analysis timing closure timing summary
Professional Vivado \| Online	OL (Online Live)	Development Tools & Methodology	Online	5 days	Oct 20, 2025	Info Vivado Clock Interaction Tool Synthesis Implementation Blockdiagram Blockdesign IPI IP Core Integrator Design Flow Simulation Xsim Simulator TCL FPGA XDC project mode non-project-mode timing constraints STA static timing analysis timing closure timing summary
Professional Vivado \| Online	OL (Online Live)	Development Tools & Methodology	Online	5 days	Dec 01, 2025	Info Vivado Clock Interaction Tool Synthesis Implementation Blockdiagram Blockdesign IPI IP Core Integrator Design Flow Simulation Xsim Simulator TCL FPGA XDC project mode non-project-mode timing constraints STA static timing analysis timing closure timing summary
Professional Vivado	PW (Power Workshop)	Development Tools & Methodology	Frankfurt / Main	5 days	Jul 07, 2025	Info Vivado Clock Interaction Tool Synthesis Implementation Blockdiagram Blockdesign IPI IP Core Integrator Design Flow Simulation Xsim Simulator TCL FPGA XDC project mode non-project-mode timing constraints STA static timing analysis timing closure timing summary
Professional Vivado	PW (Power Workshop)	Development Tools & Methodology	Freiburg	5 days	Oct 20, 2025	Info Vivado Clock Interaction Tool Synthesis Implementation Blockdiagram Blockdesign IPI IP Core Integrator Design Flow Simulation Xsim Simulator TCL FPGA XDC project mode non-project-mode timing constraints STA static timing analysis timing closure timing summary
Professional Vivado	PW (Power Workshop)	Development Tools & Methodology	Frankfurt / Main	5 days	Dec 01, 2025	Info Vivado Clock Interaction Tool Synthesis Implementation Blockdiagram Blockdesign IPI IP Core Integrator Design Flow Simulation Xsim Simulator TCL FPGA XDC project mode non-project-mode timing constraints STA static timing analysis timing closure timing summary
Compact Embedded Linux \| Online	OL (Online Live)	Embedded for AMD (Adaptive) SoCs & MPSoCs	Online	3 days	all year on request	Info Embedded PetaLinux Vitis Linux OS Operating System Open Source OSS Driver Application Library Software Kernel Debugging Performance Boot Bootflow elf c c++ c/c++ Device Tree Devicetree Device-Tree Yocto tool flow Zynq SoC
Compact Embedded Linux	WO (Workshop)	Embedded for AMD (Adaptive) SoCs & MPSoCs		3 days	all year on request	Info Embedded PetaLinux Vitis Linux OS Operating System Open Source OSS Driver Application Library Software Kernel Debugging Performance Boot Bootflow elf c c++ c/c++ Device Tree Devicetree Device-Tree Yocto tool flow Zynq SoC
Items per page 10 25 50 100 prev next showing: 1 to 2 (2)

How can we help?

Contact

Call PLC2

+49 7664 91313-15

Send an e-mail

michael.schwarz@plc2.de

FAQ

01. Can you help me with reserving the room?

If you need a room for a face-to-face course, please contact us. We will support you in choosing suitable accommodation.

02. What times in the day do courses start and end?

Our face-to-face and online courses start daily at 9 a.m. (CET/CEST) and end at 5 p.m., with two coffee breaks and an extended lunch break. The total course time per day is 6 hours.

03. Are course materials provided?

All participants of paid courses will receive English training materials in electronic or paper form.

04. Will I receive a course certificate?

Each participant of a paid PLC2 course will receive a signed certificate of attendance at the end of the course.

05. Can I pay with Training Credits (TCs)?

Of course, you can also pay for your training using your available TCs (Training Credits). We will then invoice AMD directly. If you do not have sufficient credit for the booked training, the difference can be paid for with an additional payment. The additional charge will be invoiced directly to you.

06. What are the options for payment?

You can pay us via bank transfer or with TCs (Training Credits). Unfortunately, payment via debit, credit card, or PayPal is not possible.

07. What is the deadline for payment?

Payment is due 14 days after the invoice date, without deduction. Please transfer the amount within that time.

08. What are the options for cancelling?

You can cancel free of charge up to 14 days before the course starts. If you have to cancel at short notice due to illness or other reasons, you have the option of adding a substitute participant or of making up the course at a later date (within 6 months).

09. When will I receive a firm commitment as to whether the course will take place?

You will receive binding confirmation 7 days before the course begins as to whether it will go ahead.

10. How many participants are required for a course to be given/what is the minimum number of participants?

We generally offer courses for 5 or more people. That means that if you would like to book a course at your premises, you need 5 people to register or need to pay the amount for 5 participants, even if fewer people attend.

11. Can I book a course that is given in English?

If you need a course that is officially advertised as given in German to be given in English, please contact us. We will try to make that possible for you.

12. What language is the course in?

Our webinars and online courses are conducted in English. All our F2F training courses are generally conducted in German. Feel free to contact us if you need face-to-face training in English or online training in German.