Compact UltraScale: High-Speed Memory Interfacing
This course targets to hardware designers, as well as to system architects and layout designers, who want to implement DDR4 interfaces in a system successfully.
The workshop starts with a comparison between DDR3 and DDR4 memories. The DDR4 enhancements are discussed together with the new features and operational details of DDR4 memories. All design steps are described: DDR4 design generation, functional simulation, and implementation. The design will be tested on real hardware. The special focus is on the physical layer – signal integrity. Parameters for signal quality and timing are covered. Practical design and verification examples are discussed. Simulation options on PCB level are described and demonstrated during exercises. The attendees will learn how to derive design rules for the PCB design. Methodical tips and tricks complete the content.
During the training, the target technology will be the Kintex™ UltraScale™ FPGA KCU105 evaluation board.
Due to accompanying exercises, the course offers in-depth and practice-oriented training.
Course language: German (English possible on request)

Contact
Michael Schwarz l Head of Training
+49 7664 91313-15
Details
Applicable technologies
All AMD UltraScale™ FPGA/MPSoC/RFSoC architectures
Requirements
Knowledge of Vivado™ design tool flowBasic knowledge of FPGA technology
Duration
3 daysFee (net per person)
€ 2,500Inclusive
Training materialPlus beverages during breaks
Lunch
Agenda
01
Memory devices
02
Memory interface resources
03
Memory interface controller architecture and signals
04
MIG Wizard
05
DDR4 interface simulation
06
DDR4 interface implementation
07
DDR4 interface test and debugging
08
Board level design
09
PS memory controller
10
IBIS and SI tools
11
Memory interface PCB simulation
12
Exercises:
01. DDR4 IP customization
02. DDR4 IP simulation
03. DDR4 IP implementation
04. DDR4 IP debugging
05. Designing a PS memory interface
06. Memory interface PCB simulation
Dates
Compact UltraScale: High-Speed Memory Interfacing
WO
all year on request
This might also interest you...
| Course | Format | Category | Location | Duration | Date | |
|---|---|---|---|---|---|---|
Compact UltraScale: Serial Transceivers | Online | OL (Online Live) | FPGA Connectivity & Protocols | Online | 3 days | Jun 24, 2026 | Info |
Compact UltraScale: Serial Transceivers | Online | OL (Online Live) | FPGA Connectivity & Protocols | Online | 3 days | Sep 14, 2026 | Info |
Compact UltraScale: Serial Transceivers | WO (Workshop) | FPGA Connectivity & Protocols | Berlin | 3 days | Jun 24, 2026 | Info |
Compact UltraScale: Serial Transceivers | WO (Workshop) | FPGA Connectivity & Protocols | Frankfurt / Main | 3 days | Sep 14, 2026 | Info |
Compact UltraScale: Integrated PCI Express Systems | WO (Workshop) | FPGA Connectivity & Protocols | Freiburg | 3 days | May 04, 2026 | Info |
Compact UltraScale: Integrated PCI Express Systems | WO (Workshop) | FPGA Connectivity & Protocols | Munich | 3 days | Sep 01, 2026 | Info |
Compact UltraScale: Integrated PCI Express Systems | WO (Workshop) | FPGA Connectivity & Protocols | Berlin | 3 days | Dec 01, 2026 | Info |
Designing with Ethernet MAC Controllers | Online | OL (Online Live) | FPGA Connectivity & Protocols | Online | 2 days | May 28, 2026 | Info |
Designing with Ethernet MAC Controllers | Online | OL (Online Live) | FPGA Connectivity & Protocols | Online | 2 days | Sep 03, 2026 | Info |
Designing with Ethernet MAC Controllers | Online | OL (Online Live) | FPGA Connectivity & Protocols | Online | 2 days | Nov 05, 2026 | Info |
Designing with Ethernet MAC Controllers | WO (Workshop) | FPGA Connectivity & Protocols | Stuttgart | 2 days | May 28, 2026 | Info |
Designing with Ethernet MAC Controllers | WO (Workshop) | FPGA Connectivity & Protocols | Freiburg | 2 days | Sep 03, 2026 | Info |
Designing with Ethernet MAC Controllers | WO (Workshop) | FPGA Connectivity & Protocols | Munich | 2 days | Nov 05, 2026 | Info |
showing: 1 to 2 (2) | ||||||
How can we help?
Contact
FAQ
01. In which countries is PLC2 an Authorized Training Provider (ATP) of AMD?
PLC2 is an ATP in Cyprus, Czech Republic, Germany, Greece, Hungary, Poland, Slovakia, Slovenia, Switzerland, and Turkey.
02. What does AMD ATP stand for?
AMD Authorized Training Providers (ATPs) are expert instructors specializing in all aspects of FPGA and embedded design from software to systems and beyond. Courses offered leverage training materials specifically developed by AMD engineers and enhanced further via the specialized knowledge and expertise of AMD ATP instructors.
03. Can the training content be customized to specific FPGA and embedded design project requirements?
Yes. On request, we create customized training courses that are precisely tailored to your company’s tools, processes, and methods. See also our In-House training format.
04. Are there hands-on exercises in PLC2 training courses?
Depending on the course format, hands-on exercises are included in most of the training sessions, especially in workshops, power workshops, and online live courses.
05. How can I register for a PLC2 training course?
Go to the page of your desired training course and click the button »Book workshop«. You will jump directly to the booking form. Fill out the form and click submit. You will receive a confirmation e-mail immediately.
06. Can you help me with booking a room for the duration of my PLC2 training?
If you need a room for a face-to-face course, please contact us. We will support you in choosing suitable accommodation.
07. What times in the day do PLC2 training courses start and end?
Our face-to-face and online courses start daily at 9 a.m. (CET/CEST) and end at 5 p.m., with two coffee breaks and an extended lunch break. The total course time per day is 6 hours.
08. Are course materials provided in a PLC2 training?
All participants of paid courses will receive English training materials in electronic or paper form.
09. Will I receive a certificate upon completion of the PLC2 training course?
Each participant of a paid PLC2 course will receive a signed certificate of attendance at the end of the course.
10. Can I pay PLC2 training with Training Credits (TCs)?
Of course, you can also pay for your training using your available TCs (Training Credits). We will then invoice AMD directly. If you do not have sufficient credit for the booked training, the difference can be paid for with an additional payment. The additional charge will be invoiced directly to you.
11. What are the options for payment for PLC2 training?
You can pay us via bank transfer or with TCs (Training Credits). Unfortunately, payment via debit, credit card, or PayPal is not possible.
12. What is the deadline for payment for PLC2 training?
Payment is due 14 days after the invoice date, without deduction. Please transfer the amount within that time.
13. What are the options for cancelling a PLC2 training?
You can cancel free of charge up to 14 days before the course starts. If you have to cancel at short notice due to illness or other reasons, you have the option of adding a substitute participant or of making up the course at a later date (within 6 months).
14. When will I receive a firm commitment as to whether the PLC2 training course will take place?
You will receive binding confirmation 7 days before the course begins as to whether it will go ahead.
15. What is the minimum number of participants for a PLC2 training?
We generally offer courses for 5 or more people. This means that if you would like to book a course at your location, either five people must register or you must pay for five participants, even if fewer people attend.
16. Can I book a PLC2 training course that is given in English?
If you need a course that is officially advertised as given in German to be given in English, please contact us. We will try to make that possible for you.
17. What language is the PLC2 training course in?
Our webinars and online courses are conducted in English. All our F2F training courses are generally conducted in German. Feel free to contact us if you need face-to-face training in English or online training in German.