Products & Solutions

Products

All Products ADL-1000 Data Logger L5 (De-) Compression IP PGC-1000 Grabber Card

Solutions

All Solutions Accelerated Application – Open VSLAM

Newsletter sign up

Stay informed and updated on the latest PLC2 news.

Subscribe

Get in touch

Mo – Fr: 8:00 am – 5:00 pm

Follow us on

PLC2 Products

call +49 7642 92118 0 products@plc2.de

Training & Services

Training Courses

All Training Courses Architecture Tools & Methodology Languages Embedded DSP & Image Processing Connectivity

Long Term Education

Long Term Education

Design Services

Overview

Events

Exhibitions & Conferences Seminars Webinars

Newsletter sign up

Stay informed and updated on the latest PLC2 news.

Subscribe

Get in touch

Mo – Fr: 8:00 am – 5:00 pm

Follow us on

PLC2 Training

call +49 7664 91313 0 info@plc2.de

Career

Join PLC2

Overview Career Opportunities Your Personal Development Corporate Social Responsibility Why PLC2

Newsletter sign up

Stay informed and updated on the latest PLC2 news.

Subscribe

Get in touch

Mo – Fr: 8:00 am – 5:00 pm

Follow us on

PLC2 HR

call +49 7642 92118 0 jobs@plc2.de

Explore more

Company

About PLC2 Accolades & Certificates Leadership PLC2 Research PLC2 Partners Newsroom

Help & Support

FAQ FPGA Blogs Website Feedback

Newsletter sign up

Stay informed and updated on the latest PLC2 news.

Subscribe

Get in touch

Mo – Fr: 8:00 am – 5:00 pm

Follow us on

PLC2 Team

call +49 7664 91313 0 info@plc2.de

Products & Solutions

Products

All Products ADL-1000 Data Logger L5 (De-) Compression IP PGC-1000 Grabber Card

Solutions

All Solutions Accelerated Application – Open VSLAM

Training & Services

Training Courses

All Training Courses Architecture Tools & Methodology Languages Embedded DSP & Image Processing Connectivity

Long Term Education

Long Term Education

Design Services

Overview

Events

Exhibitions & Conferences Seminars Webinars

Career

Join PLC2

Overview Career Opportunities Your Personal Development Corporate Social Responsibility Why PLC2

Explore more

Company

About PLC2 Accolades & Certificates Leadership PLC2 Research PLC2 Partners Newsroom

Help & Support

FAQ FPGA Blogs Website Feedback

Contact

Development
Tools & Methodology

Compact FPGA Circuit Design Technique

Workshop

Online Live

The workshop on digital circuit design technique – especially for FPGA technology – is the foundation for many courses in our training catalog.

The general introduction to »Compact FPGA Circuit Design Technique« discusses the basic circuit elements of an FPGA. This comprises combinational and sequential circuits such as multiplexers, lookup tables, flip-flops, RAMs, adders, multipliers, clock generators, and I/Os. Subsequently, more complex circuits like comparators, counters, shift registers, FIFOs and Finite State Machines (FSM) are composed of base elements. The knowledge gained in this way can now be transferred to the AMD UltraScale+™ technology. In order to create a wider theoretical and practical groundwork, additional topics are clock networks, reset distribution as well as asynchronous vs. synchronous circuits. This also includes designs with multiple clock networks, data exchange, and synchronization between clock domains (Clock Domain Crossing – CDC).

The challenges of synchronous circuit design aren’t limited to the design in the FPGA only. Another chapter of this course is dedicated to the problems and solutions of digital inputs and outputs, as well as the timing relation between data paths and clock distributions in a system consisting of several digital devices. Key points are the understanding of propagation delays just as setup and hold times.

Due to accompanying exercises, the course offers in-depth and practice-oriented training. Attendees of the online live course will do the practical exercises in the afternoon on their own.

Course language: German (English possible on request)

Book workshop

Portrait von Michael Schwarz

Contact

Michael Schwarz

+49 7664 91313-15

michael.schwarz@plc2.de

Details

Applicable technologies

AMD FPGAs and adaptive SoCs

Requirements

None

Duration

3 days

Fee (net per person)

€ 2,300

Inclusive

Training material
Plus beverages during breaks
Lunch

Agenda

01

Generic FPGA architecture

Primitive elements in an FPGA
Internal wiring and switching matrices
Dedicated arithmetic blocks and memory
I/O resources und clock networks
Integrated IP blocks
SoC (processors, FPGA area, peripherals)

02

Basic circuits

Flip-flop, register, shift-register
Adder, counter
RAM, ROM
FIFO
Finite state machine

03

AMD UltraScale+™

Logic and arithmetic resources
Wiring and clock networks (incl. clock buffers and PLLs) memory and I/O resources
Integrated IP blocks (e.g. MGT, PCIe®)

04

Codes and protocols

One-hot code, Johnson-Code, Grey-Code
Manchester Encoding, 8b/10b, 128b/130b
Streaming protocols

Dates

Compact FPGA Circuit Design Technique

WO

Frankfurt / Main

May 22, 2024

Compact FPGA Circuit Design Technique

WO

Stuttgart

Aug 05, 2024

Compact FPGA Circuit Design Technique

WO

Berlin

Oct 09, 2024

Available formats for this training

Compact FPGA Circuit Design Technique

3 days

€ 2,300

Workshop

Compact FPGA Circuit Design Technique

3 days

€ 1,900

Online Live

This might also interest you...

Course	Format	Category	Location	Duration	Date
Professional FPGA Circuit Design Technique	OL (Online Live)	Development Tools & Methodology	Online	5 days	Nov 04, 2024	Info FPGA Clock Domain Crossing Flip Flop Architecture LUT BRAM Ressources CDC XDC reset Takt clock FPGA Architektur Schaltungsentwurf Schaltung architecture clocking synchronizer circuits IO Ultrascale Ultrascale+
Professional FPGA Circuit Design Technique	PW (Power Workshop)	Development Tools & Methodology	Freiburg	5 days	Jul 15, 2024	Info FPGA Clock Domain Crossing Flip Flop Architecture LUT BRAM Ressources CDC XDC reset Takt clock FPGA Architektur Schaltungsentwurf Schaltung architecture clocking synchronizer circuits IO Ultrascale Ultrascale+
Professional FPGA Circuit Design Technique	PW (Power Workshop)	Development Tools & Methodology	Freiburg	5 days	Nov 04, 2024	Info FPGA Clock Domain Crossing Flip Flop Architecture LUT BRAM Ressources CDC XDC reset Takt clock FPGA Architektur Schaltungsentwurf Schaltung architecture clocking synchronizer circuits IO Ultrascale Ultrascale+
Professional VHDL	OL (Online Live)	Programming Languages	Online	5 days	Oct 21, 2024	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	PW (Power Workshop)	Programming Languages	Freiburg	5 days	Jul 22, 2024	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	PW (Power Workshop)	Programming Languages	Frankfurt / Main	5 days	Oct 21, 2024	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional VHDL	PW (Power Workshop)	Programming Languages	Freiburg	5 days	Dec 02, 2024	Info FPGA HDL VHDL Synthesis Language Verification Hardware FPGA Programmable Logic Simulation Implementierung Synthese Bitstream bit Vivado Vitis
Professional Vivado	OL (Online Live)	Development Tools & Methodology	Online	5 days	Jul 22, 2024	Info Vivado Clock Interaction Tool Synthesis Implementation Blockdiagram Blockdesign IPI IP Core Integrator Design Flow Simulation Xsim Simulator TCL FPGA XDC project mode non-project-mode timing constraints STA static timing analysis timing closure timing summary
Professional Vivado	OL (Online Live)	Development Tools & Methodology	Online	5 days	Oct 07, 2024	Info Vivado Clock Interaction Tool Synthesis Implementation Blockdiagram Blockdesign IPI IP Core Integrator Design Flow Simulation Xsim Simulator TCL FPGA XDC project mode non-project-mode timing constraints STA static timing analysis timing closure timing summary
Professional Vivado	PW (Power Workshop)	Development Tools & Methodology	Frankfurt / Main	5 days	Jul 22, 2024	Info Vivado Clock Interaction Tool Synthesis Implementation Blockdiagram Blockdesign IPI IP Core Integrator Design Flow Simulation Xsim Simulator TCL FPGA XDC project mode non-project-mode timing constraints STA static timing analysis timing closure timing summary
Professional Vivado	PW (Power Workshop)	Development Tools & Methodology	Freiburg	5 days	Oct 07, 2024	Info Vivado Clock Interaction Tool Synthesis Implementation Blockdiagram Blockdesign IPI IP Core Integrator Design Flow Simulation Xsim Simulator TCL FPGA XDC project mode non-project-mode timing constraints STA static timing analysis timing closure timing summary
Professional Vivado	PW (Power Workshop)	Development Tools & Methodology	Frankfurt / Main	5 days	Dec 09, 2024	Info Vivado Clock Interaction Tool Synthesis Implementation Blockdiagram Blockdesign IPI IP Core Integrator Design Flow Simulation Xsim Simulator TCL FPGA XDC project mode non-project-mode timing constraints STA static timing analysis timing closure timing summary
Compact Timing Constraints and Analysis	OL (Online Live)	Development Tools & Methodology	Online	3 days	Jul 24, 2024	Info Vivado Timing Constraints Tool STA TCL XDC static timing analysis timing closure timing summary clock interaction
Compact Timing Constraints and Analysis	OL (Online Live)	Development Tools & Methodology	Online	3 days	Oct 09, 2024	Info Vivado Timing Constraints Tool STA TCL XDC static timing analysis timing closure timing summary clock interaction
Compact Timing Constraints and Analysis	WO (Workshop)	Development Tools & Methodology	Frankfurt / Main	3 days	Jun 05, 2024	Info Vivado Timing Constraints Tool STA TCL XDC static timing analysis timing closure timing summary clock interaction
Compact Timing Constraints and Analysis	WO (Workshop)	Development Tools & Methodology	Stuttgart	3 days	Sep 18, 2024	Info Vivado Timing Constraints Tool STA TCL XDC static timing analysis timing closure timing summary clock interaction
Compact Timing Constraints and Analysis	WO (Workshop)	Development Tools & Methodology	Munich	3 days	Nov 06, 2024	Info Vivado Timing Constraints Tool STA TCL XDC static timing analysis timing closure timing summary clock interaction
Items per page 10 25 50 100 prev next showing: 1 to 2 (2)

How can we help?

Contact

Call PLC2

+49 7664 91313-15

Send an e-mail

michael.schwarz@plc2.de

FAQ

01. Can you help me with reserving the room?

If you need a room for a face-to-face course, please contact us. We will support you in choosing suitable accommodation.

02. What times in the day do courses start and end?

Our face-to-face courses start daily at 9 a.m. (CET/CEST) and end at 5 p.m., with two coffee breaks and an extended lunch break. The total course time per day is 6 hours. For online courses, the start is also at 9 a.m. (CET/CEST), but they end at 2:30 p.m.. The total course time per day is 4 and a half hours plus breaks.

03. Are course materials provided?

All participants of paid courses will receive English training materials in electronic or paper form.

04. Will I receive a course certificate?

Each participant of a paid PLC2 course will receive a signed certificate of attendance at the end of the course.

05. Can I pay with Training Credits (TCs)?

Of course, you can also pay for your training using your available TCs (Training Credits). We will then invoice AMD directly. If you do not have sufficient credit for the booked training, the difference can be paid for with an additional payment. The additional charge will be invoiced directly to you.

06. What are the options for payment?

You can pay us via bank transfer or with TCs (Training Credits). Unfortunately, payment via debit, credit card, or PayPal is not possible.

07. What is the deadline for payment?

Payment is due 14 days after the invoice date, without deduction. Please transfer the amount within that time.

08. What are the options for cancelling?

You can cancel free of charge up to 14 days before the course starts. If you have to cancel at short notice due to illness or other reasons, you have the option of adding a substitute participant or of making up the course at a later date (within 6 months).

09. When will I receive a firm commitment as to whether the course will take place?

You will receive binding confirmation 7 days before the course begins as to whether it will go ahead.

10. How many participants are required for a course to be given/what is the minimum number of participants?

We generally offer courses for 5 or more people. That means that if you would like to book a course at your premises, you need 5 people to register or need to pay the amount for 5 participants, even if fewer people attend.

11. Can I book a course that is given in English?

If you need a course that is officially advertised as given in German to be given in English, please contact us. We will try to make that possible for you.

12. What language is the course in?

Our webinars and online courses are conducted in English. All our F2F training courses are generally conducted in German. Feel free to contact us if you need face-to-face training in English or online training in German.