

Module Overview

In-House Training

Training Modules

To give you the greatest possible flexibility, we have provided an overview of our complete portfolio into different modules. You can combine these in any way you like to create an in-house training that perfectly fits your needs. The modules are continually being expanded.

Check our website for the latest offerings and our up-to-date training course list. We are open to develop custom training courses on topics that go beyond our existing modules. Feel free to talk to us directly.

📖 Read more on our website

[Training course overview](#)[In-House training](#)

How can we help?

Call the PLC2 Training team



+49 7664 91313 15

Send an e-mail



info@plc2.de

AXI	Circuit Design Techniques	DSP	Embedded
AXI IP Interface - Overview	Adress based protocols	Creating custom blocks in Vitis™ Model Compose	Application Debugging with SDK / Vitis
AXI - Introduction	Arithmetic basics	Digital filter design and implementation	Application Profiling with SDK / Vitis
Creating custom peripherals based on AXI	Basic circuits (encoder, decoder)	Hardware Co-Simulation using AMD System Generator	Basics of a Micro Processor / Microcontroller
Creating user peripherals based on AXI	Clock Domain Crossing	Implementing DSP functions using Vitis Model Composer	Bus Functional Modelling (BFM)
	Codes and Protocols	Introduction to a model-based DSP design	C/C++ Primer for Zynq™
	Combinatorial Circuits	Matlab and Simulink for AMD* System Generator	Embedded C/C++ for Zynq
	Metastability	Model Composer optimized block library	Hardware Co-Debugging
	Sequential Circuits	Optimization methodologies using Vitis Model Composer	Interrupts
	State Machines	System Generator Design Flow	MicroBlaze
	Streaming based protocols	Transforming algorithmic specifications	PicoBlaze
	Synchronisations Circuits	Vivado™ ML integration	
Embedded Linux	FPGA Board Design		High-Speed Memory Interfacing
Boot loader and root filesystem	Clocking Concepts and Realizations	PCB Details for Board Planning / Design Process	FPGA Resources for Memory Interfaces
Debugging and Performance	Configuration Board Design	Power Integrity – Advanced	Memory Controller (all Families)
Driver development	Connectivity Kits – Connectivity	Power Integrity – Basics	Memory Interface Board Design
Embedded Open-Source Linux	FPGA Power Supply – Requirements and Solutions	Reflection/Crosstalk	Memory Interface Design / Simulation / Implementation
Kernel configuration	FPGA Requirements and Limitations for Board Design	Signal Interfacing Options and Realizations (SelectIO domain)	Memory Interface Signal Integrity Analysis
Linux for MicroBlaze: PetaLinux	FPGA Thermal Design	SI-Models and Tools	Memory Interface Test and Debugging
Petalinux	General Introduction to SI Problems	SI System Analysis – General	Memory Devices
Yocto	High-Speed Signal Interfacing	SI System Analysis – Memory Interfaces	Practical Example Designs / Labs on Real Hardware
	Introduction to High-Speed Connectivity (Transceiver, Memory, PCIe)	SI System Analysis – Serial Transceivers	
	Introduction to SelectIO Connectivity	Targeted Reference Design Overview	
	Options and Realizations	Transmission Lines	

Image Processing

Accelerating applications with the KV260 Vision AI Starter Kit
Customizing the AI models
Introduction to Vitis video analytics SDK
Kria™ SoM carrier card design guide
Vitis acceleration libraries

ISE

CORE Generator Software Integration	ISE Design Tool Flow
Creating Hardware Peripherals in XPS	Placing Dedicated Resources
Creating Software Drivers for User Peripherals	PlanAhead Software Benefits and Features Overview
Debugging with the ChipScope Pro Tool	PlanAhead Software Review
Design Development and Analysis	Project Navigator Integration with the PlanAhead Software
Design Preservation with Partitions	Routing Optimization in FPGA Devices
Floorplanning Case Studies	SDK Software Design Flow
Floorplanning Techniques	Static Timing Analysis with the PlanAhead Software
I/O Pin Planning	Tcl Scripting in the PlanAhead Software
Introduction to Pblocks	XPS Hardware Design Flow

Networking

1GE / 10GE / 40GE / 100GE
Ethernet Packet Processing
Interlaken IP
Packet Buffering
Realization of exceptionally large FPGAs
Traffic Management

PCI Express

Application Focus: DMA
Compliance and Debugging
Connecting Logic to the Core – Local Link
Endpoint Application Considerations
FPGA Root Port
Interrupts and Error Management
Introduction to the PCIe Architecture
Mechanicals, Hot Plus and Power
Packet Formatting Details
PCIe and the CORE Generator Interface
Review of the PCIe Protocol
Simulating a PCIe System Design

Serial Transceiver

(general or transceiver / family specific)

Basic Transceiver Principles (PCS Domain)
Transceiver Applications (Protocols, Standards, Examples)
Transceiver Board Design (PCB, Power, Signal Interfacing)
Transceiver Design / Simulation / Implementation
Transceiver Overview
Transceiver Signal Integrity (Basics, Simulation, timation)
Transceiver Test & Debugging
Practical Example Designs / Labs on Real Hardware
Physical Link Optimization (PMA layer options and tools)

Silicon

CLB Architecture
Clocking Resources
Dedicated Hardware
DSP Resources
FPGA Overview General
FPGA Ultrascale / UltraScale+ Architecture
FPGA 7-Series
I/O Resources
Memory Controllers
Memory Recources
Slice Flip-Flops
Versal™
Zynq Ultrascale+ MPSoC
Zynq Ultrascale+ RFSoc
Zynq-7000

SystemVerilog

Additional Operators in SystemVerilog
Assertions
Coverage
Data Types
Direct Programming Interface (DPI)
Functions, Tasks and Packages
Interfaces
Introduction to SystemVerilog
Procedural Statements and Flow Control
Randomization
Structure, Unions, and Arrays

TCL / TK	Timing Constraints		Verilog
TCL / TK Event-Driven Programming	Accessing the design database	Multicycle paths	Advanced Language Concepts
TCL / TK Integration with C/C++	Advanced I/O interface constraints	Multiple clocks	Advanced Verilog Test Benches
TCL / TK Overview	Advanced timing analysis	Setup checks and clocks	Controlled Operation Statements
	Basic timing constraints and reports	Static timing analysis and clocks	Data-Flow Level Modelling
	Basic static timing analysis	Timing Budget of digital circuits	Finite State Machines (FSM)
	False paths	Timing Closure	Hardware Modelling Overview
	Hold checks	Timing exceptions	Introduction to Test Benches
	Input and output constraints	Timing reports	Modules and Ports
	Max / min delay exceptions		Verilog Language Concepts
			Verilog Operators and Expressions
			Verilog Procedural Statements
			Verilog Tasks and Functions

Versal Adaptive SoC			
AI Engine application debug and trace	Data types: scalar and vector data types	Overview of embedded hardware development	Versal adaptive SoC software build flow: PetaLinux and Yocto
Application development and debugging	Design tool flow summary	Scalar engines, adaptable and intelligent engines	Versal AI Engine DSP library and Model Composer overview
Application partitioning on Versal adaptive SoC	Driving the IP integrator tool	Software stack for Versal adaptive SoC	Versal AI Engine memory and data movement
AI Engine API and intrinsic functions	Driving the Vitis software development tools	System design flow with Vitis	Versal AI Engine tool flow with Vitis
Advanced intrinsic functions	Introduction to debugging with AI Engine kernels	System simulation	Versal application partitioning
Advanced graph input specifications	Introduction to system integration and validation methodology	The adaptive data flow graph	Versal platform management controller
AI Engine interfaces	NoC and memory introduction and concepts	The programming model: multiple kernels	Versal programming interfaces
Boot and configuration	Operating system support	The programming model: single kernel	Vitis analyzer
Clocks, resets, and I/O connectivity	Outlook on acceleration tool flow	Versal adaptive SoC architecture introduction	Window and streaming data APIs
Data communications	Overview of AI Engine kernel optimization	Versal adaptive SoC processing system	

VHDL

Checking the Behaviour	HDL Coding Techniques	Structural Modelling
Concurrent and Sequential Statements	Introduction to VHDL	Subprograms
Configuration and IP-Cores	Loop Statements	The Build-In Timing Model
Define your own Packages	Modelling of external Components	VHDL Attributes
Designing re-usable Components	Modelling with VHDL	VHDL Build-In Packages
File I/O with VHDL	Overview Assertion Based Verification	VHDL Operators
Finite State Machines	Processes	VHDL Test Bench Concept
Generating Test Bench Stimulus	Review of Basic VHDL	VHDL Type Concept
Generics		

Vivado

Accessing the design database	I/O Pin Planning and Clock Constraints	Visualization for analysis designing with IP
Creating Hardware Peripherals in Vivado	Project-based and non-project flows	Vivado design flows
Creating Software Drivers for Users Peripherals	Reset methodology	Vivado Embedded Design Flow
Designing with IP	Scripting using project based and non-project batch flows	Vivado IDE Overview and Projects
DFX Dynamic Function eXchange	Single data rate vs. double data rate	Vivado IP Integrator
Floorplanning Techniques	Software Options for Optimizations	Vivado IP Packager
FPGA design methodology	Source-synchronous interfaces	Vivado Logic Analyzer
FPGA design methodology summary	Synchronization circuits and the clock interaction report	Vivado Simulator (XSIM)
HDL coding techniques	System-synchronous interfaces	Vivado Tool Flow
Introduction to Pblocks	TCL in the Vivado IDE	Working with IP/IP integrator
Introduction to the Vivado Design Suite	Visualization for Analysis	

Zynq UltraScale+ MPSoC

Arm TrustZone® technology
Baremetal software platform development
Deploying OpenAMP in a heterogeneous system
Driving the IP integrator tool
Driving the Vitis tool
Embedded UltraFast™ design methodology
FreeRTOS
Linux application development and debugging
Linux builds using PetaLinux and Yocto
Overview of embedded hardware development
Platform Management Unit (PMU) development
Power management using the PMU
The Arm® processing units APU and RPU
Understanding device drivers
Zynq UltraScale+™ MPSoC architecture
Zynq UltraScale+ MPSoC boot and configuration
Zynq UltraScale+ MPSoC hardware /software virtualization
Zynq UltraScale+ MPSoC software stack