



Tuesday - July 4					
	Application	Language/Debug/Verification	Architecture	Embedded	Tutorials
09:00 am - 10:30 am	Klaus Kohl-Schöppe - Arrow Central Europe GmbH <b>RISC-V® on Intel® FPGA</b> (English, 45 Min)	Espen Tallaksen - EmLogic AS <b>Good FPGA quality through efficient Verification – for beginners</b> (English, 45 Min)	Oren Hollander - HandsOn Training <b>Side Channel &amp; Fault Injection Attacks on Modern FPGAs</b> (English, 45 Min)	Ernst Wehlage - PLC2 GmbH <b>Linux Build Methodologies: PetaLinux vs. Yocto Flow</b> (English, 45 Min)	Nikolai Krassin - PLC2 GmbH  <b>Easy Start FPGA Vivado Part 1: Introduction to the FPGA Development Process</b>  (English, 90 Min)
	Daire McNamara & Martin Kellermann - Emdalo Technologies, Microchip Technology <b>RISC-V with asymmetric multiprocessing for robotic applications</b> (English, 45 Min)	Espen Tallaksen - EmLogic AS <b>Get the right FPGA quality through efficient Specification Coverage (aka Requirement Coverage)</b> (English, 45 Min)	Thomasz Iwanski - Arrow Central Europe GmbH <b>Designing with Intel Hyperflex</b> (English, 45 Min)	Dr. Oliver Kühler - SYSGO GmbH <b>Integrated RTOS and hypervisor ecosystem for MPU and MMU-based processors</b> (English, 45 Min)	
10:30 - 11:15 am	Coffee break				
11:15 am - 12:45 pm	Dr. Karsten Trott - AMD Xilinx <b>Random Number Generators for FPGAs and SoCs</b> (English, 45 Min)	Hans-Jürgen Schwender - TRIAS Mikroelektronik GmbH <b>Using property descriptions to formally verify FPGA design code</b> (English, 45 Min)	Martin Kellermann - Microchip Technology GmbH <b>Creating and securing your future with the RISC-V open instruction set architecture (ISA)</b> (English, 45 Min)	Ernst Wehlage - PLC2 GmbH  <b>Vitis Embedded Flow and managing the Software Projects</b>  (English, 90 Min)	Nikolai Krassin - PLC2 GmbH  <b>Easy Start FPGA Vivado Part 2: FPGS Design Techniques</b> (English, 90 Min)
	Andreas Schuler + Ulrich Langenbach - Missing Link Electronics GmbH <b>High Performance Smart NICs with FPGAs - Corundum with NPAP</b> (English, 45 Min)	Patrick Lehmann - PLC2 GmbH <b>Synthesizing a Vivado Project on GitLab-CI and Deploying to an FPGA Board</b> (English, 45 Min)	Jens Michaelsen - Avnet Silica <b>RISC-V, from toy to tool : The new mainstream CPU Instruction Set for FPGA.</b> (English, 45 Min)		
12:45 - 1:45 pm	Lunch break				
1:45 - 2:15 pm	KEYNOTE: Lattice Semiconductor Corporation - David Thomas				
2:15 pm - 3:45 pm	Satheesh Chellappan & Masashi Tayama - Lattice Semiconductor <b>Secure method of enabling multiple design in FPGA</b> (English, 45 Min)	Jim Lewis - SynthWorks Design Inc <b>The post COVID update of OSVVM, VHDL's #1 Verification Methodology</b> (English, 45 Min)	Ron Renwick - Achronix Semiconductor Corporation <b>Utilizing Achronix FPGAs to Accelerate High Performance Networking Applications at 400GbE</b> (English, 45 Min)	Martin Kellermann - Microchip Technology GmbH <b>Optional peripherals: opening the hardware world for software engineers</b> (English, 45 Min)	Nikolai Krassin - PLC2 GmbH  <b>Easy Start FPGA Vivado Part 3: VHDL Synthesis and Simulation</b>  (English, 90 Min)
	Patrick Lehmann - PLC2 GmbH <b>Constraining Multiple Clock Domains</b> (English, 45 Min)	Jim Lewis - SynthWorks Design Inc <b>OSVVM's Test Reports and Simulator Independent Scripting</b> (English, 45 Min)	Scott Senst - Achronix Semiconductor Corporation <b>IP replication and partial reconfiguration using an FPGA with 2D NoC</b> (English, 45 Min)	Georg Hanak - Avnet EMG GmbH <b>AMD-Xilinx: Abstract Shell</b> (English, 45 Min)	
3:45 - 4:30 pm	Coffee break				
4:30 pm - 6:00 pm	Dr. Jörg Pospiech - AVT GmbH Ilmenau <b>Fast FPGS - Development with UltraSOM</b> (English, 45 Min)	Stefan Unrein - plc2 Design GmbH <b>How to properly simulate AXI4(Stream) with OSVVM -</b> (English, 90 Min)	Oliver Bründler - Enclustra GmbH <b>Key Considerations in FPGA-based Vision Systems</b> (English, 45 Min)	Georg Hanak - Avnet EMG GmbH <b>AMD-Xilinx: Dynamic Function Exchange with Device Tree Overlay</b> (English, 45 Min)	Nikolai Krassin - PLC2 GmbH  <b>Easy Start FPGA Vivado Part 4: VHDL Finite State Machines</b>  (English, 90 Min)
	Michael Freitag - YAGEO Corporation <b>New approach with FLEX to Reference Design</b> (English, 45 Min)		Prof. Dr. Bernhard Lang - Hochschule Osnabrück <b>GDBServer in Hardware for VexRiscv Processing Systems</b> (English, 45 Min)	Jörg Siemers - Avnet EMG GmbH <b>Performance Monitoring in Xilinx MPSoC devices</b> (English, 45 Min)	
6:00 - 6:30 pm	Lucky Draw				
from 7:00 pm	Evening event with BBQ in the hotel restaurant of the NH München Ost Conference Center				

Wednesday - July 5					
	Application	System on Module	Tools & Methodologies	Architecture	Tutorial
09:00 am - 10:30 am	Matthias Schaffland - Sensor to Image GmbH <b>Next Generation of High-Speed Interfaces for Vision Applications</b> (English, 45 min)	Alexander Flick - PLC2 GmbH <b>Kria KR26 on the Vision and Robotics Starter Kits</b> (English, 90 min)	Stanislaw Klinke - EBV Elektronik GmbH & Co. KG <b>Vitis AI – design flow and the new features</b> (English, 45 min)	Ernst Wehlage - PLC2 GmbH <b>AMD Xilinx Zynq SoC/MPSoC vs. Versal Adaptive SoC (ASoC)</b> (English, 90 min)	Jim Lewis SynthWorks Design Inc <b>Faster than "Lite" Verification Component Development with OSVVM</b> (English, 90 min)
	Thomas Zerrer - Smartlogic GmbH <b>DMA data transmission with PCI-Express</b> (English, 45 min)		Stanislaw Klinke - EBV Elektronik GmbH & Co. KG <b>Demystify a Vitis Embedded Acceleration Platform</b> (English, 45 min)		
10:30 - 11:15 am	Coffee break				
11:15 am - 12:45 pm	Tom Richter - The MathWorks GmbH <b>5G NR Design - From Waveform Generation to Hardware Implementation and Verification</b> (English, 45 min)	Marco Höfle - Avnet EMG GmbH Silica <b>Workshop on an AMD Kria Platform demonstrating Software Acceleration in FPGA Logic: Deploying C/C++ Code with AMD Vitis</b> (English, 90 min)	Gerhard Nedok - Arrow Central Europe GmbH <b>Quartus Pro for Standard Users</b> (English, 45 min)	Ernst Wehlage - PLC2 GmbH <b>MicroBlaze - A most flexible processor for FPGAs and MPSoCs</b> (English, 45 min)	Jim Lewis SynthWorks Design Inc <b>OSVVM Testbench</b> (English, 90 min)
	Mustafa Celik - Arrow Central Europe GmbH <b>Time-Sensitive Networking with Intel Agilex 5</b> (English, 45 min)		Dr. Harald Simmler - hema elektronik GmbH <b>Self organizing administration tool to control FPGA designs</b> (English, 45 min)	Patrice Brossard + Baris Konuk - Future Electronics <b>Power efficiency in the Fpga world</b> (English, 45 min)	
12:45 - 1:30 pm	Lunch break				
1:30 - 2:15 pm	Couch talk				
2:15 pm - 3:45 pm	Karl Wachswender - Lattice Semiconductor Corporation <b>FPGA as bridging device in IIoT</b> (English, 45 min)	Sören Heß - plc2 Design GmbH <b>Introduction to Robotics Acceleration for FPGA Logic Design Engineers</b> (English, 90 min)	Wolfgang Loewer - El Camino GmbH <b>Fundamentals of Timing Analysis and Why No FPGA Design Can Do Without It</b> (English, 90 min)	Alexander Flick - PLC2 GmbH <b>FRACTAL: A Distributed System for Cognitive Edge Computing</b> (English, 45 min)	Espen Tallaksen - EmLogic AS <b>Making a structured VHDL testbench – for beginners</b> (English, 90 min)
	Patrick Urban - Cologne Chip AG <b>GateMate FPGA Bitstream Encryption</b> (English, 45 min)			Brian Colgan - Microchip Technology GmbH <b>Introduction to Vector Processing and Neural Network Acceleration on Microchip FPGAs</b> (English, 45 min)	
3:45 - 4:30 pm	Coffee break				
4:30 pm - 6:00 pm	Prof. Dirk Koch - Heidelberg University - ZITI <b>How to crash 100+ AWS FPGA instances and how to insert Trojans into bitstreams</b> (English, 45 min)	Timo Osterkamp - Sokratel Kommunikations- und Datensysteme GmbH <b>Easy workflow to run MATLAB Simulink Models on Xilinx Zynq UltraScale+ hardware</b> (English, 45 min)	Benoit Pradelle - AMD Xilinx <b>Doing more with HLS before synthesis: code analyzer and other new features in Vitis HLS</b> (English, 45 min)	Harald Werner - Efinix Inc. <b>Real Low power, high speed Devices from Efinix</b> (English, 45 min)	Espen Tallaksen - EmLogic AS <b>Making an medium advanced testbench using verification components and high-level transactions, with a focus on ensuring proper Specification Coverage</b> (English, 90 min)
	Sven Hager - Synogate UG <b>Demonstration Setup for HashCache</b> (English, 45 min)	Ansgar Hein - SGET <b>Maximizing Efficiency: The Importance of FPGA Standardization</b> (English, 45 min)	Alexander Flick - PLC2 GmbH <b>Acceleration Kernels – Efficient Development with the HLS Design Methodology</b> (English, 45 min)	Joachim Müller - Efinix Inc. <b>Taking TinyML to the next Level – Efinix Sapphire RISC-V Core with Enhanced AI support</b> (English, 45 min)	
6:00 - 6:30 pm	Lucky Draw				
from 6:30 pm	Workshop SGET e.V., everyone who is interested in FPGA Standardization is invited to join the working group				

Thursday - July 6				
	Safety & Security	Architecture	Board Level	AI/ML
09:00 am - 10:30 am	Jens Michaelsen & Martin Kellermann - Avnet EMG GmbH, Microchip Technology <b>Functional Safety in FPGA Designs</b> (English, 45 min)	Mark Frost - Intel <b>Protecting your FPGA Intellectual Property</b> (English, 45 min)	Kamil Rudnicki - Brightelligence sp. z o.o. <b>Do FPGA designers and hardware designers need to talk? A practical approach to shortening the project timeline</b> (English, 45 min)	Jens Stapelfeldt - AMD Xilinx <b>Pervasive AI Update from AMD</b> (English, 90 min)
	Patrice Brossard + Ugur Konuk - Future Electronics <b>FPGA security solutions overview</b> (English, 45 min)	Karl Wachswender - Lattice Semiconductor Corporation <b>European Cyber Resilience Act and its Impact on IEC 62443 and Embedded Industrial System Security</b> (English, 45 min)	Dirk van den Heuvel - Topic Embedded Systems <b>How your FPGA design decisions affect PCB board performance</b> (English, 45 min)	
10:30 - 11:00 am	Coffee break			
11:00 am - 12:30 am	Baruch Mitsengendler - The MathWorks GmbH <b>Tackling Functional Safety challenges in FPGA, ASIC and SoC Design</b> (English, 45 min)	Oren Hollander - HandsOn Training <b>Agilex SoC Architecture</b> (English, 45 min)	Andreas Wolf - Avnet-Silica <b>Exploring Avnet's low-cost AMD-Xilinx MPSoC Development Kit, the ZUBoard 1CG</b> (English, 45 min)	Stanislaw Klinke - EBV Elektronik GmbH & Co. KG <b>Boost your AI applications utilizing a top performing AI Processor for Edge Devices along with FPGA</b> (English, 45 min)
	Florian Pramme & Dr. Christian Siemers - Ostfalia - University of applied sciences <b>Mastering functional safety designs with high level synthesis</b> (English, 45 mn)	Anton Kuzmin - ARIES Embedded GmbH <b>How to embrace your fears and succeed in a project with SoC-FPGA. Designing with PolarFire-SoC.</b> (English, 45 min)	Dr. Dmitry Eliseev - RWTH Aachen University <b>Turning your FPGA into a fast multi-channel ADC</b> (English, 45 min)	Bill Jenkins - Achronix Semiconductor Corporation <b>Conversational AI on Achronix FPGAs</b> (English, 45 min)
12:30 - 1:30 pm	Lunch break			
1:30 pm - 3:00 pm	Burkhard Jour - PQShield <b>The new Post-Quantum cryptography standards from NIST: what do you need to know?</b> (English, 45 min)	Ernst Wehlage - PLC2 GmbH <b>Kria SOM Vision – How to add the Video Coder</b> (English, 90 min)	Alexander Wirthmueller - MPSI Technologies GmbH <b>PCIe, MIPI CSI-2, HDMI and DDR memory across platforms from an Open Source perspective</b> (English, 90 min)	Alexander Flick - PLC2 GmbH <b>Versal ACAP: Principles of AI Engine based Accelerators</b> (English, 45 min)
	Martin Kellermann & Perttu Saarela - Microchip Technology GmbH <b>Post-Quantum Protection on Intelligent Edge SoCs</b> (English, 45 min)			Dimitri Hamidi - The MathWorks GmbH <b>An Integrated Workflow for Deploying Deep Neural Networks on FPGAs</b> (English, 45 Min)
3:00 - 3:30 pm	Coffee break			
3:30 pm - 5:00 pm	Tim Fernandez-Hart - Sundance Multiprocessor Technology Ltd <b>Secure Video Streaming Using Dedicated Hardware</b> (English, 45 min)	Oren Hollander - HandsOn Training <b>Direct RF FPGAs: The Next Generation for RF Applications</b> (English, 45 min)	Dimitri Hamidi - The MathWorks GmbH <b>Making the most of FPGAs for Power Electronics Development</b> (English, 45 min)	Angelo LoCicero / Gerhard Nedok - Intel & Arrow Central Europe GmbH <b>Intel Ai Suite IP - Unleash the potential of Agilex DSP Blocks</b> (English, 45 min)
	Lionel Rivière - eShard   Solutions for Cybersecurity <b>Hardware attacks on FPGA: An overview of threats and security mechanisms</b> (English, 45 min)	Myrtle Shah - Heidelberg University - ZITI <b>Yosys &amp; nextpnr – open flows for commercial use cases</b> (English, 45 min)	Holger Krumme - HTV Halbleiter-Test & Vertriebs-GmbH <b>Buyer beware - detecting counterfeit components!</b> (English, 45 min)	Valerio Tenace - Rapid Silicon Inc. <b>An HDL-Aware Pair Programmer from the Future</b> (English, 45 min)
5:00 - 5:30 pm	Lucky Draw			