

# Compact Verilog

Online Live

Workshop

Applicable Technologies	Requirements	Contact
All FPGA technology	Basic knowledge of digital technology	Michael Schwarz P. +49 7664 91313-15 E. info@plc2.de
Fee (net per person)	Inclusive	Duration
<b>OL</b> € 1,900	Training material	3 days
<b>WO</b> € 2,300	Plus beverages during breaks Lunch	3 days

## Workshop

The continuously rising demand for highly complex programmable logic in combination with ever-increasing clock rates create new challenges for the users. Speed, flexibility and highest-quality results are crucial factors for the economic success of a company. To achieve these goals, users must adopt modern and powerful Hardware Description Language (HDL)-based design techniques. A shortening of the development time as well as high quality designs can both be obtained with a Verilog-based approach.

hardware programming language. The theoretical content is complemented with PC-based exercises. For synthesis and simulation, a maximum of two attendees work together on one PC. During a series of exercises, the attendees will describe multiple Verilog modules that build a complex design together. The development cycle will be completed by implementing and porting this onto the provided FPGA evaluation board, thus allowing us to learn about the configuration mechanism and to test the loaded design on real hardware as well.

This workshop teaches the Verilog syntax and its usage. The attendee learns the basic description elements as well as the application areas of this

Attendees of the online live course will do the practical exercises in the afternoon on their own.

## Agenda

- |  |   |
|--|---|
| <p>01. <b>Hardware modeling overview</b><br/>History and formalization of Verilog<br/>Inference and instantiation</p> <p>02. <b>Verilog language concepts</b><br/>Keywords and identifiers<br/>Signals and data types</p> <p>03. <b>Memories, modules, and ports</b><br/>Port rules for hierarchical modules<br/>Modeling RAM and ROM</p> <p>04. <b>Operators and expressions</b><br/>Using operators<br/>Signed and unsigned objects</p> <p>05. <b>Data flow modeling</b><br/>Continuous assignment<br/>Delay specifications</p> <p>06. <b>Tasks and functions</b><br/>Subprograms, tasks, functions<br/>Header files</p> | <p>07. <b>Verilog procedural statements</b><br/>Procedural statements<br/>Blocking and non-blocking statements</p> <p>08. <b>Controlled operation statements</b><br/>If/else statements<br/>Case statements</p> <p>09. <b>Advanced language concepts</b><br/>Event-driven simulation<br/>Verilog generate statements</p> <p>10. <b>Finite state machines</b><br/>Encoding style<br/>Single-process or multi-process FSMs</p> <p>11. <b>Targeting Xilinx® FPGAs</b><br/>Timing and performance guidelines<br/>Synthesis tools and options</p> <p>12. <b>Advanced Verilog testbenches</b><br/>Verilog file I/O<br/>Writing system tasks</p> |
|--|---|