

# Professional DSP Design Using Vitis Model Composer

Online Live

Power Workshop

Applicable Technologies	Requirements	Contact
Xilinx® FPGAs, Zynq® SoCs and MPSoCs, Versal® ACAP	Basic understanding of digital signal processing Basic experience with the MATLAB® software	Michael Schwarz P. +49 7664 91313-15 E. info@plc2.de
Fee (net per person)	Inclusive	Duration
<b>OL</b> € 2,800	Training material	5 days
<b>PW</b> € 3,250	Plus beverages during breaks Lunch	5 days

## Workshop

This five-days workshop includes teaching DSP and acceleration development methods for both generic FPGAs and Versal® ACAP technologies using the Xilinx® Vitis™ Tools Model Composer, which needs to be used with MATLAB® and Simulink®.

Processor-supported hardware acceleration methods are also simplified with these methods.

The workshop is recommended for algorithm developers, hardware developers and software developers.

Different toolboxes are provided with Vitis™ Model Composer: HDL Toolbox, HLS toolbox, and AIE toolbox. DSP algorithms can be implemented in different ways or in a combination with these methods. Hardware developers in particular benefit from the HDL toolbox, image processing is best supported in particular by the HLS toolbox and the AI Engine kernels can in turn be optimally developed with the AIE toolbox with Versal®.

Due to accompanying exercises, the course offers in-depth and practice-oriented training. Attendees of the online live course will do the practical exercises in the afternoon on their own.

## Agenda

- |   |  |
|---|--|
| <p>01. Introduction to a model based DSP design</p> <p>02. Model Composer optimized block library</p> <p>03. Data types and conversion<br/>Creating custom blocks in Vitis™ Model Composer<br/>Implementing DSP functions using Vitis™ Model Composer</p> <p>04. Digital filter design and implementation<br/>Utilizing design implementation tools<br/>Transforming algorithmic specifications</p> <p>05. System control</p> | <p>06. Verification methods<br/>Optimization methodologies using Vitis™ Model Composer</p> <p>07. Vivado® ML integration<br/>Creating Versal® AI Engine graphs and kernels<br/>Connecting AI Engine blocks and non-AI Engine blocks<br/>Verifying and debugging AI Engine code using the Vitis™ analyzer<br/>Simulating and debugging using AI Engine library blocks</p> |
|---|--|