

# Professional FPGA Circuit Design Technique

Online Live

Power Workshop

Applicable Technologies	Requirements	Contact
All Xilinx® FPGAs incl. SoCs	None	Michael Schwarz P. +49 7664 91313-15 E. info@plc2.de
Fee (net per person)	Inclusive	Duration
<b>OL</b> € 2,800	Training material	5 days
<b>PW</b> € 3,250	Plus beverages during breaks Lunch	5 days

## Workshop

The workshop on digital circuit design techniques – especially for FPGA technology – is the foundation for many courses in our training catalog. The general introduction discusses basic circuit elements of an FPGA. This comprises combinational and sequential circuits, such as multiplexers, lookup-tables, flip flops, RAMs, adders, multipliers, clock generators, and I/Os. Subsequently, more complex circuits like comparators, counters, shift registers, FIFOs, and Finite State Machines (FSM) are composed of base elements. The knowledge gained in this way can now be transferred to the Xilinx® UltraScale+™ technology.

In order to create a wider theoretical and practical groundwork, profound knowledge of clock networks, reset distribution as well as »asynchronous vs. synchronous« is conveyed. This also includes designs with multiple clock networks, data exchange, and synchronization between clock domains (Clock Domain Crossing – CDC). In addition, several synchronization circuits are going to be examined. The

challenges of synchronous circuit design are not limited to the design in the FPGA.

Another chapter of this course is dedicated to the problems and solutions of digital inputs and outputs, as well as the timing relation between data paths and clock distributions in a system consisting of several digital devices. Key points are the understanding of propagation delays just as setup and hold times. In the final chapter of this training, data exchange protocols for coupling basic circuits and IP cores are discussed. This involves classic off-chip protocols such as UART, SPI, and I²C; similarly address and streaming-based on-chip protocols such as AXI4, AXI4-Lite, AXI-Stream.

Due to accompanying exercises, the course offers in-depth and practice-oriented training. Attendees of the online live course will do the practical exercises in the afternoon on their own.

## Agenda

- |  |  |
|--|--|
| <p><b>01. Generic FPGA architecture</b><br/>                 Primitive elements in an FPGA<br/>                 Internal wiring and switching-matrices<br/>                 Dedicated arithmetic blocks and memory<br/>                 I/O resources und clock networks<br/>                 Integrated IP blocks<br/>                 SoC (processors, FPGA area, peripherals)</p> | <p><b>04. Codes and protocols</b><br/>                 One-hot code, Johnson-code, Grey-code<br/>                 Manchester encoding, 8b/10b, 128b/130b<br/>                 Streaming protocols<br/>                 Address-based protocols</p> |
| <p><b>02. Basic circuits</b><br/>                 Flip flop, register, shift-register<br/>                 Adder, counter<br/>                 RAM, ROM<br/>                 FIFO<br/>                 Finite state machine</p>  | <p><b>05. Clock domain crossing</b><br/>                 Metastability<br/>                 Synchronization circuits</p>   |
| <p><b>03. Xilinx® UltraScale+™ technology</b><br/>                 Logic and arithmetic resources<br/>                 Wiring and clock networks (incl. clock buffers and PLLs)<br/>                 Memory and I/O resources<br/>                 Integrated IP blocks</p>  | <p><b>06. Design patterns/best practices</b><br/>                 Design optimization<br/>                 Coding rules</p>  |
|  | <p><b>07. Inputs/outputs</b><br/>                 System vs. source synchronous interfaces<br/>                 SDR vs. DDR interfaces</p>   |