

# Easy Start FPGA Vivado

Online Live

Easy Start

Applicable Technologies	Requirements	Contact
FPGA technologies	None	Michael Schwarz P. +49 7664 91313-15 E. info@plc2.de
Fee (net per person)	Inclusive	Duration
<b>OL</b> € 1,300	Training material	2 days
<b>ES</b> € 1,900	Plus Xilinx® evaluation board with example solutions Beverages during breaks Lunch	2 days

## Workshop

The workshop »Easy Start FPGA Vivado« covers the basic approach to the FPGA development cycle. It teaches the participant everything that is necessary to get started. In this workshop, the Xilinx® design tool Vivado® will be used.

After a short introduction to the FPGA design techniques and the process of development, this class concentrates on synthesis/simulation, circuit implementation, and startup of the FPGAs. Special emphasis is placed on working on FPGA projects. For a successful implementation, the designer needs a fundamental understanding of FPGA-specific design techniques, appropriate functional inference using VHDL, and the associated verification. Furthermore, a basic understanding of the target technology is

required. These topics are covered by this workshop. During the course of this class different design tasks, regularly found in the real world, are presented along with their solutions. Functionality as intended gets proven through simulation and by testing in real hardware (evaluation board).

A more thorough knowledge transfer is available through the PLC2 Power Workshop »Professional FPGA«.

Due to accompanying exercises, the course offers in-depth and practice-oriented training. Attendees of the online live course will do the practical exercises in the afternoon on their own.

## Agenda

- |   |  |
|---|--|
| <p><b>01.</b> Introduction to the FPGA development process</p> <ul style="list-style-type: none"> <li>Design entry</li> <li>Simulation</li> <li>Synthesis</li> <li>Implementation</li> <li>Configuration</li> </ul> <p><b>02.</b> FPGA design techniques</p> <ul style="list-style-type: none"> <li>Combinatorial circuits</li> <li>Clocked circuits</li> <li>Asynchronous/synchronous circuits</li> <li>Implementation of clocking structures</li> <li>Design guidelines</li> </ul> <p><b>03.</b> VHDL synthesis</p> <ul style="list-style-type: none"> <li>VHDL language concept</li> <li>VHDL processes</li> <li>Infering combinatorial circuits</li> <li>Infering clocked circuits</li> </ul> <p><b>04.</b> Internal clocking structures with DCM/PLLs</p> <ul style="list-style-type: none"> <li>Clock networks</li> </ul> | <p><b>05.</b> Clock Management MMCM</p> <ul style="list-style-type: none"> <li>MMCM modes</li> </ul> <p><b>06.</b> Control engines implemented as finite state machines</p> <ul style="list-style-type: none"> <li>Overview of FSM types</li> <li>Coding of FSMs</li> </ul> <p><b>07.</b> VHDL simulation</p> <ul style="list-style-type: none"> <li>VHDL testbench concept</li> <li>VHDL timing model</li> <li>Generating stimulus</li> </ul> <p><b>08.</b> Implementation of internal data storage</p> <ul style="list-style-type: none"> <li>Declaration of multidimensional arrays</li> <li>Coding style</li> <li>Creation of storage elements using Core generator</li> </ul> |
|---|--|