

# Compact UltraScale: Board Design and Signal Integrity

Online Live

Workshop

Applicable Technologies	Requirements	Contact
All UltraScale™ FPGA/MPSoC/RFSoc architectures	Basic knowledge of FPGA technology	Michael Schwarz P. +49 7664 91313-15 E. info@plc2.de
Fee (net per person)	Inclusive	Duration
<b>OL</b> € 1,900	Training material	3 days
<b>WO</b> € 2,300	Plus beverages during breaks Lunch	3 days

## Workshop

This course covers the board design of FPGA/SoC devices. The attendees will learn how to solve signal integrity problems with programmable devices. FPGA designers face new implementation possibilities and challenges.

This course discusses all steps for a successful board design: power supply, configuration, and interfacing. Solutions and challenges will be discussed for the pin definition. Moreover, rules for designing PCBs and handling thermal design will be commented on. You will learn to judge when signal integrity is important and relevant, to interpret, for example, IBIS models, and to select appropriate termination procedures. Signal reflection and crosstalk effects are described and demonstrated by simulation based

on UltraScale™ architecture examples. Furthermore, simulation examples are given for common memory interfaces as well as for serial transceiver interconnection.

Due to accompanying exercises, the course offers in-depth and practice-oriented training. Attendees of the online live course will do the practical exercises in the afternoon on their own.

## Agenda

- |  |  |
|--|--|
| <ul style="list-style-type: none"> <li>01. FPGA/SoC power supply</li> <li>02. FPGA/SoC configuration and PCB</li> <li>03. Signal interfacing</li> <li>04. Architecture and packaging</li> <li>05. PCB details</li> <li>06. Thermal aspects</li> <li>07. Tools for PCB planning and design</li> <li>08. Transmission lines</li> <li>09. IBIS models and SI tools</li> </ul> | <ul style="list-style-type: none"> <li>10. Reflections and crosstalk</li> <li>11. DDR4 interface signal integrity analysis</li> <li>12. Serial transceiver interface signal integrity analysis</li> </ul> <p><b>Exercises:</b></p> <ul style="list-style-type: none"> <li>01. Power estimation</li> <li>02. Pin planning</li> <li>03. Thermal design</li> <li>04. Generating IBIS files</li> <li>05. Designing transmission lines</li> <li>06. Validating reflections and crosstalk</li> <li>07. Validating DDR4 and transceiver interfaces</li> </ul> |
|--|--|