

# Compact FPGA 7 Series

Online Live

Workshop

Applicable Technologies	Requirements	Contact
7 series FPGA technologies	Basic knowledge in VHDL and digital design techniques Basic knowledge of Xilinx® Design tool flow	Michael Schwarz P. +49 7664 91313-15 E. info@plc2.de
Fee (net per person)	Inclusive	Duration
<b>OL</b> € 1,300	Training material	2 days
<b>WO</b> € 1,700	Plus beverages during breaks Lunch	2 days

## Workshop

The PLC2 workshop »Compact FPGA 7 Series« teaches the first-time or recurring user the way, the FPGA building blocks of the 7 series devices of Xilinx® FPGAs work and how they can be used most effectively.

The emphasis of this workshop is put on the thorough discussion of the common architectural building blocks of the 7 series devices. After an overview, detailed explanations are given to the functional blocks such as e.g., Configurable Logic Blocks (CLB), I/O Blocks (IOB) for system- or source synchronous data transmission in single or double data rate mode, DSP, etc. Due to its crucial role in a FPGA design, special attention is given to the clocking resources and clock structure. Finally, dedicated hardware resources (such as e.g., GTP and PCIe®) will briefly be introduced.

Moreover, suitable coding techniques get explained throughout the class to allow synthesis to produce the best possible implementation results based on the target device’s resources. Exercises help to reinforce the learning process.

Neither hardware description languages like VHDL nor global implementation strategies are covered in this class. Please refer to PLC2 workshops like »Compact VHDL for Synthesis«, »Compact VHDL for Simulation« or »Professional VHDL«.

Due to accompanying exercises, the course offers in-depth and practice-oriented training. Attendees of the online live course will do the practical exercises in the afternoon on their own.

## Agenda

- |  |  |
|--|--|
| <p><b>01.</b> CLB architecture<br/>CLB structure and routing<br/>Slice resources<br/>Distributed RAM/SRL<br/>Using slice resources</p>             | <p><b>06.</b> Clocking resources<br/>Clock networks and buffers<br/>Clock management tile<br/>Usage models<br/>Using clock resources</p> |
| <p><b>02.</b> Slice flip-flops<br/>Control sets<br/>Designing resets<br/>Other reset considerations</p>  | <p><b>07.</b> Memory controller<br/>Phaser and I/O FIFOs<br/>Memory controller<br/>Memory Interface Generator (MIG)</p>                  |
| <p><b>03.</b> Memory resources<br/>Block RAM capabilities<br/>FIFO capabilities<br/>Using block RAM resources</p>                                  | <p><b>08.</b> Dedicated hardware<br/>Serial Gigabit transceivers<br/>PCI Express® technology interface<br/>XADC</p>                      |
| <p><b>04.</b> DSP resources<br/>7 Series FPGA DSP Slice<br/>Pre-Adder and dynamic pipeline control<br/>Advantages<br/>IP support and inference</p> | <p><b>09.</b> HDL coding techniques<br/>Hierarchy<br/>Control sets<br/>Synthesis options</p>   |
| <p><b>05.</b> I/O resources<br/>SelectIO electrical resources<br/>SelectIO logical resources<br/>Power savings<br/>Using SelectIO resources</p>    |  |