<?xml version='1.0' encoding='UTF-8'?><?xml-stylesheet type='text/xsl' href='https://plc2.com/wp-content/plugins/google-sitemap-generator/sitemap.xsl'?><!-- sitemap-generator-url='http://www.arnebrachhold.de' sitemap-generator-version='4.1.24' -->
<!-- generated-on='5. June 2026 9:01' -->
<urlset xmlns:xsi='http://www.w3.org/2001/XMLSchema-instance' xsi:schemaLocation='http://www.sitemaps.org/schemas/sitemap/0.9 http://www.sitemaps.org/schemas/sitemap/0.9/sitemap.xsd' xmlns='http://www.sitemaps.org/schemas/sitemap/0.9'>	<url>
		<loc>https://plc2.com/fpgablog/hls-mini-series-fast-track-project-starter/</loc>
		<lastmod>2026-06-01T07:46:33+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://plc2.com/fpgablog/hls-mini-series-ii-handling-variable-loop-depths/</loc>
		<lastmod>2026-06-01T08:59:42+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://plc2.com/fpgablog/vhdl-explained-understanding-std_logic_vector-direction/</loc>
		<lastmod>2025-12-11T11:00:40+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://plc2.com/fpgablog/vhdl-explained-inside-vhdls-integer-types-integer-natural-positive-beyond/</loc>
		<lastmod>2026-05-18T11:23:26+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://plc2.com/fpgablog/vhdl-explained-from-closely-related-types-to-subtypes/</loc>
		<lastmod>2025-12-11T10:56:18+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://plc2.com/fpgablog/flexible-hdl-designs/</loc>
		<lastmod>2025-11-25T10:08:18+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://plc2.com/fpgablog/timing-constraints-introduction/</loc>
		<lastmod>2025-12-11T11:02:31+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://plc2.com/fpgablog/adl-1000-recording-and-analysing/</loc>
		<lastmod>2026-04-22T07:21:22+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://plc2.com/fpgablog/timing-constraints-input-and-output-delays/</loc>
		<lastmod>2025-12-17T10:02:54+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://plc2.com/fpgablog/timing-constraints-exceptions/</loc>
		<lastmod>2026-05-18T07:52:31+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://plc2.com/fpgablog/backpressure-in-video-and-data-pipelines/</loc>
		<lastmod>2026-05-18T07:59:33+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://plc2.com/fpgablog/fpga-design-techniques-cdc-clock-domain-crossing/</loc>
		<lastmod>2026-02-02T10:10:19+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://plc2.com/fpgablog/synchronous-circuits-vs-asynchronous-circuits/</loc>
		<lastmod>2026-05-18T07:56:40+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://plc2.com/fpgablog/synchronous-design-technique/</loc>
		<lastmod>2026-03-17T08:07:50+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://plc2.com/fpgablog/direct-rf-sampling-transceiver-for-wideband-electronic-analysis-in-a-rfsoc-device/</loc>
		<lastmod>2026-05-11T11:15:49+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
</urlset><!-- Request ID: 48cd205137d0b05c959ec06c5779cdd1; Queries for sitemap: 20; Total queries: 40; Seconds: 0.03; Memory for sitemap: 1MB; Total memory: 73MB -->
